Decoder for a memory address bus

Details Decoder for a memory address bus Decoder for a memory address bus

1988-08-11

1990-10-02

Popek, Joseph A.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

36523003, 36518902, 3652335, G11C 700

Patent

active

049611720

ABSTRACT:
A circuit constructed in accordance with my invention includes a microprocessor for generating addresses on an address bus, a plurality of memory devices, and a decoder for decoding the address on the address bus and generating select signals in response thereto. Of importance, the memory devices are also coupled to the address bus. A memory enable circuit is provided for enabling the memory devices before the decoder generates the select signals. Thus, the time required by the decoder to decode address signals does not add to the delay between the time an address is asserted by the microprocessor and the time one of the memory devices responds by providing data. In one embodiment, the memory enable circuit is incorporated into the bit line decoder of the memory devices. Thus, if one of the bit lines of the plurality of memory devices is selected to provide data, the memory device is enabled. Since the word line decoder is generally slower than the bit line decoder, inclusion of the memory enable circuit into the bit line decoder will not slow the memory devices. Also in one embodiment, the bit line decoder is programmable so that the memory devices can be mapped into different blocks of addresses within the microprocessor address space.

REFERENCES:
patent: 4338679 (1982-07-01), O'Toole
patent: 4479180 (1984-10-01), Miller et al.
patent: 4495603 (1985-01-01), Varshney
patent: 4566082 (1986-01-01), Anderson
patent: 4612631 (1986-09-01), Ochii
patent: 4616342 (1986-10-01), Miyamoto
patent: 4633429 (1986-12-01), Lewandowski et al.
patent: 4689771 (1987-08-01), Wang et al.
patent: 4719602 (1988-01-01), Hag et al.
"1 Megabit (64.times.16 Bit) & 512K (32K.times.16-Bit) CMOS Static RAM Plastic SIP Module", Integrated Device Technology Inc., Dec. 1987, pp. 13-74 thru 13-79.
"HPL-82C339", Harris, pp. 6-20 thru 6-39, (publication date not available).
"PAL/PLE Device Programmable Logic Array Handbook", Monolithic Memories Inc., Handbook, Fifth Edition 1986, pp. 10-1 thru 10-9.
L. Canals, "RAM/EPROM Storage Module for the ZX81 (Microcomputer)", Rev. Esp. Electron., Nov. 1984, vol. 31, No. 360, p. 52-5.
David G. Williams, "ASICs Optimize Chip-Select Decoding Functions", EDN, Oct. 2, 1986, pp. 195-198, p. 200.
Donald E. Smith, et al., "Regain Lost I/O Ports With Erasable PLDs", Electronic Design, Mar. 19, 1987, pp. 151-154, p. 156.

Affiliated with

Also associated with

Rating

Decoder for a memory address bus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoder for a memory address bus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoder for a memory address bus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-295931