Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1989-03-27
1990-10-02
Shepperd, John W.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358 22, 340730, H04N 5262
Patent
active
049611143
ABSTRACT:
A digital memory delay line for a video border generator digitizes an insert video key signal and stores the digitized key signal in a digital memory. The locations in the memory are addressed sequentially in a continuous cycle so that as each location is addressed the portion of the key signal stored there is read out to reconstruct the key signal delayed by the cycle time, and a new portion of the key signal is written in. A clock for an address counter that provides addresses for access to the memory has a frequency that is a function of the number locations in the memory and the desired delay of the key signal. The delayed key signal from the memory is written back into the memory in parallel with the current key signal to provide a second output that is delayed by an additional address sequence cycle. The result is to reproduce the insert video key signal delayed for one horizontal line interval and for two horizontal line intervals. From the delayed key signals and the insert video key signal, a widened key signal is generated that is used by the video border generator to mix an insert video having a desired border effect with a background video.
REFERENCES:
patent: 4214263 (1980-07-01), Kaiser
patent: 4220965 (1980-09-01), Heitmann et al.
patent: 4408198 (1983-10-01), Kudirka
patent: 4437092 (1984-03-01), Dean et al.
patent: 4485402 (1984-11-01), Searby
patent: 4500912 (1985-02-01), Bolger
patent: 4598309 (1986-07-01), Casey
patent: 4654711 (1987-03-01), Mikado
patent: 4673983 (1987-06-01), Sarugaka et al.
patent: 4689681 (1987-08-01), Jackson
patent: 4698666 (1987-10-01), Lake, Jr. et al.
patent: 4764809 (1988-08-01), Haycock et al.
Gray Francis I.
Juo James
Shepperd John W.
The Grass Valley Group Inc.
LandOfFree
Digital memory delay line for a video border generator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital memory delay line for a video border generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital memory delay line for a video border generator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-295410