Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
2001-08-06
2002-10-29
Karlsen, Ernest (Department: 2829)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S1540PB
Reexamination Certificate
active
06472894
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to semiconductor manufacturing and, more particularly, to methods for testing semiconductor dice having raised or bumped bond pads. More particularly still, the present invention relates to fabricating and using a testing grid suitable for testing solder balls used for bumped bond pads on an unpackaged semiconductor die.
Semiconductor dice are being fabricated with raised bond pads and are known as bumped semiconductor die. A bumped semiconductor die includes bond pads along with bumped solderable material such as a lead-tin alloy. These typically are manufactured from solder balls made of a lead-tin alloy. Bumped dies are often used for flip chip bonding where the die is mounted face down on the substrate, such as a printed circuit board, and then the die is attached to the substrate by welding or soldering. Typically, the bumps are formed as balls of materials that are circular in a cross-sectional plane parallel to the face of the die. The bumps typically have a diameter of from 50 micrometers (&mgr;m) to 100 &mgr;m. The sides of the bumps typically bow or curve outwardly from a flat top surface. The flat top surface forms the actual region of contact with a mating electrode on the printed circuit board or other substrate. In testing the attached solder bumps, a temporary electrical connection must be made between the contact locations or bond pads on the die and the external test circuitry associated with the testing apparatus. The bond pads provide a connection point for testing an integrated circuit on the die. Likewise, the integrity of each bump must be tested as well.
In making this temporary electrical connection, it is desirable to effect a connection that causes as little damage as possible to the bumped die. If the temporary connection to the bumped bond pad damages the pad, the entire die may be ruined. This is difficult to accomplish because the connection must also produce a low resistance or ohmic contact with the bumped bond pad. A bond pad, with or without a bump, typically has a metal oxide layer formed over it that must be penetrated to make the ohmic contact.
Some prior art contact structures, such as probe cards, scrape the bond pads and wipe away the oxide layer. This causes excess layer damage to the bond pads. Other interconnect structures, such as probe tips, may pierce the oxide layer and metal bond pad and leave a deep gouge. Still other interconnect structures, such as micro bumps, cannot even pierce the oxide layer, preventing the formation of an ohmic contact.
In the past, following testing of a bump pad die, it has been necessary to reflow the bumps, which are typically damaged by the procedure. This is an additional process step that adds to the expense and complexity of the testing process. Furthermore, it requires heating the tested die that can adversely affect the integrated circuitry formed on the die.
Other bond pad integrity testing systems have been developed in the prior art. Typically, these testing systems use optical imaging to determine the integrity of the weld connection on the bumped sites. One type of system is a profiling system that uses interferometry with robotic wafer handling to automate the testing step. The testing step develops a profile for measuring solder bump heights. Unfortunately, although the interferometry system does not damage the device in any way, the time required for analyzing each bump location can take from two to four minutes. This type of throughput is unacceptable when a high speed system is necessary.
Accordingly, what is needed is a method and system for testing solder bumps in bond pad locations that does not damage the bond pads while improving throughput.
SUMMARY OF THE INVENTION
According to the present invention, a method and apparatus for testing unpackaged semiconductor dice having raised contact locations are disclosed. The apparatus uses a temporary interconnect wafer that is adapted to establish an electrical connection with the raised ball contact locations on the die without damage to the ball contacts. The interconnect wafer is fabricated on a substrate, such as silicon, where contact members are formed in a pattern that matches the size and spacing of the contact locations on the die to be tested. The contact members on the interconnect wafer are formed as either pits, troughs, or spike contacts. The spike contacts penetrate through the oxide layer formed on the raised ball contact location. Conductive traces are provided in both rows and columns and are terminated on the inner edges of the walls of the pits formed in the substrate. This arrangement allows a system to measure the continuity across the bump pad or ball contact locations of the integrated circuit die in order to establish that each ball contact location is properly attached. This also allows the system to test for the presence and quality of the bump or ball contact locations on the particular die being tested.
REFERENCES:
patent: 229757 (1880-07-01), Ross
patent: 2958064 (1960-10-01), Swengel
patent: 3806800 (1974-04-01), Bove et al.
patent: 4585991 (1986-04-01), Reid et al.
patent: 4792683 (1988-12-01), Chang et al.
patent: 4838800 (1989-06-01), Lynch
patent: 5058178 (1991-10-01), Ray
patent: 5089772 (1992-02-01), Hatada et al.
patent: 5108024 (1992-04-01), Kazen-Goudarzi et al.
patent: 5177439 (1993-01-01), Liu et al.
patent: 5225037 (1993-07-01), Elder et al.
patent: 5367253 (1994-11-01), Wood et al.
patent: 5394490 (1995-02-01), Kato et al.
patent: 5479105 (1995-12-01), Kim et al.
patent: 5479694 (1996-01-01), Baldwin
patent: 5510721 (1996-04-01), Walles et al.
patent: 5523696 (1996-06-01), Charlton et al.
patent: 5530375 (1996-06-01), Seidel
patent: 5543724 (1996-08-01), Christopher
patent: 5585281 (1996-12-01), Truhitte et al.
patent: 5617209 (1997-04-01), Svettkoff et al.
patent: 5646442 (1997-07-01), Abe et al.
patent: 5703406 (1997-12-01), Kang
patent: 5783865 (1998-07-01), Higashiguchi et al.
patent: 5796591 (1998-08-01), Dalal et al.
patent: 5834844 (1998-11-01), Akagawa et al.
patent: 5877559 (1999-03-01), Takayama et al.
patent: 5883435 (1999-03-01), Geffken et al.
patent: 5920125 (1999-07-01), Ellerson et al.
patent: 5965945 (1999-10-01), Miller et al.
patent: 5994781 (1999-11-01), Smith
patent: 6037667 (2000-03-01), Hembree et al.
patent: 6040702 (2000-03-01), Hembree et al.
patent: 6046909 (2000-04-01), Joy
patent: 6075290 (2000-06-01), Schaefer et al.
patent: 6127736 (2000-10-01), Akram
WYKO, 2650 East Elvira Road, Tucson, Arizona USA 85706—Advertisement—single page, “Now see all the bumps on the road to success in flip-chip packaging”. , prior to Dec. 1997.
Karlsen Ernest
TraskBritt
LandOfFree
Apparatus for testing bumped die does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for testing bumped die, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for testing bumped die will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2931108