Electrical connectors – With coupling movement-actuating means or retaining means in... – For dual inline package
Reexamination Certificate
2002-01-31
2002-10-01
Bradley, P. Austin (Department: 2833)
Electrical connectors
With coupling movement-actuating means or retaining means in...
For dual inline package
C439S070000
Reexamination Certificate
active
06457985
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to a semiconductor package mounting technique and, more specifically, to high density vertical surface mount packages. More particularly still, the present invention relates to vertical surface mount devices having retention apparatus or devices for holding the package to a surface mount location.
2. State of the Art
Integrated circuit semiconductor devices are fabricated on wafers of silicon to generate semiconductor devices or chips. Each of these chips forms an integrated circuit semiconductor device that must be packaged in order to be utilized within a computer system. One type of package is to encapsulate the semiconductor device in a plastic package, in some instances, with the semiconductor device being bonded to a die paddle of a leadframe. The individual leads of the leadframe are then connected to bond pads on the active surface of the semiconductor device using wires with the units being encapsulated in a suitable plastic or similar material. This plastic encapsulated semiconductor device then undergoes a trim and form operation that separates the interconnected packages on leadframe strips into individual entities and then bends the exposed leads of the remaining leadframe extending from the package. This is the traditional and most recognized form of semiconductor device package and utilizes a highly automated manufacturing technology.
Several types of semiconductor device packages that have found favor include a package having dual in-line metal lead packages or DIP, which typically were through hole soldered onto a printed circuit board, and a pin grid array (PGA) package that includes a plurality of under-leads that are usually either through hole soldered to a substrate or inserted in a receiving unit. Additional types of semiconductor device packages include the ball grid array, which is soldered onto the surface of the printed circuit board. Additionally, a new type of dual in-line lead design has been provided and is known as the small outline J-Lead package or SOJ package. The SOJ lead package has advantages over the standard DIP design for the following reasons. First, the leads of an SOJ package are soldered to only one side of the circuit board, thus leaving the other side of the board free for the mounting of additional SOJ packages. Second, the leads are much less vulnerable to damage prior to board assembly; hence, there are fewer rejections. The SOJ package has extended to include a zig-zag in-line package or ZIP and provides advantages of allowing the package to be mounted vertically. Vertical packages have a narrower horizontal cross section than the horizontally attached DIP or SOJ or PGA packages. Vertical packages allow the distance between other vertical packages to be quite minimal to the horizontal packages.
In ZIP packages or in vertical packages, all leads exit through the lower edge of the package. Since the vertical packages with a single edge being attached to the printed circuit board must be held in place before a solder reflow operation is performed, they have a limited appeal because of the difficulty in maintaining the vertical packages in such vertical position.
Solutions have been provided to allow for the positioning of ZIP vertical packaging without the need for additional package support structure until the final attachment of the package to the circuit board during a solder reflow on operation.
One such example is described in U.S. Pat. No. Reissue 34,794, reissued Nov. 20, 1994. The '794 reissue patent describes a semiconductor package having a gull-wing, zig-zag, in-line lead configuration and package anchoring devices. The anchoring devices allow the semiconductor package to be rigidly fixed to a circuit board such that each lead resiliently contacts its associated mounting pad on the board. The particular anchoring device includes anchoring pins having fish-hook type bars that lock against the other side of the board when the pegs are inserted through the holes. Further, the anchoring pins can be adhesively bonded in recesses as provided in a circuit board. This type of arrangement has several disadvantages. The first disadvantage is that the printed circuit board or circuit board must include holes for receiving the anchoring devices. These holes may crack and cause the circuit board to split along such a fracture, thus ruining the board. Additionally, since the anchoring devices are inflexible, they too may fracture and break and thus release the semiconductor package that is in a bias tension against the circuit board because of the anchoring devices. Furthermore, the anchoring devices must extend out from either side of the semiconductor devices, which anchoring devices may require additional spacing, thus limiting the number of packages that can be vertically mounted on the circuit board.
Accordingly, an improved type of vertical package of the ZIP where the anchoring apparatus overcomes the problems and inherent in the prior solution of the anchoring devices inserted into the circuit board is needed.
SUMMARY OF THE INVENTION
The present invention relates to semiconductor package mounting techniques for high density vertical surface mount packages having retention apparatus for holding the package to a surface mount location.
REFERENCES:
patent: 3216580 (1965-11-01), Fricker, Jr.
patent: 4095253 (1978-06-01), Yoshimura et al.
patent: 4781612 (1988-11-01), Thrush
patent: 4946403 (1990-08-01), Billman et al.
patent: 4967262 (1990-10-01), Farnsworth
patent: 4973270 (1990-11-01), Billman et al.
patent: 4995825 (1991-02-01), Korsunsky et al.
patent: 5026297 (1991-06-01), Krehbiel
patent: 5030115 (1991-07-01), Regnier et al.
patent: 5041005 (1991-08-01), McHugh
patent: 5109318 (1992-04-01), Funari et al.
patent: 5209675 (1993-05-01), Korsunsky
patent: 5244403 (1993-09-01), Smith et al.
patent: 5254017 (1993-10-01), Tondreault et al.
patent: 5256078 (1993-10-01), Lwee et al.
patent: 5302133 (1994-04-01), Tondreault
patent: RE34794 (1994-11-01), Farnworth
patent: 5366390 (1994-11-01), Kinross et al.
patent: 5387115 (1995-02-01), Kozel et al.
patent: 5397857 (1995-03-01), Farquhar et al.
patent: 5420751 (1995-05-01), Burns
patent: 5429523 (1995-07-01), Tondreault
patent: 5436203 (1995-07-01), Lin
patent: 5463531 (1995-10-01), Choon et al.
patent: 5469332 (1995-11-01), Alvite
patent: 5475919 (1995-12-01), Wu et al.
patent: 5481434 (1996-01-01), Banakis et al.
patent: 5490891 (1996-02-01), Farquhar et al.
patent: 5557504 (1996-09-01), Siegel et al.
patent: 5572457 (1996-11-01), Michael
patent: 5790381 (1998-08-01), Derouiche et al.
patent: 6071139 (2000-08-01), Corisis et al.
patent: 6095822 (2000-08-01), Corisis et al.
patent: 6238228 (2001-05-01), Corisis et al.
patent: 6262583 (2001-07-01), Martin et al.
patent: 6302719 (2001-10-01), Corisis et al.
patent: 6320247 (2001-11-01), Sakamoto
patent: 6330159 (2001-12-01), Kinsman et al.
patent: 6368136 (2002-04-01), Corisis et al.
Rao R. Tummala et al., Microelectronics Packaging Handbook, pp. 760-770, 1989.
Merril L. Minges,“Electronic Materials Handbook vol. 1 Packaging”, pp. 802-824.
Timothy J. Maloney, “Modern Industrial Electronics”, Third Edition, pp. 766-767.
Brooks Jerry M.
Corisis David J.
Lee Terry R.
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Locking assembly for securing semiconductor device to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Locking assembly for securing semiconductor device to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Locking assembly for securing semiconductor device to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2930482