Method of controlling a self-test in a data processing system an

Details Method of controlling a self-test in a data processing system an Method of controlling a self-test in a data processing system an

1994-02-04

1995-06-27

Baker, Stephen M.

Excavating

371 211, G06F 1122, G11C 2900

Patent

active

054286255

ABSTRACT:
A method is described, in which a self-test is controlled in a subsystem of a data processing system. Control patterns are transported by the data processing system via a shift register and are then passed to the subsystem via connections used for normal control in the non-testing condition. A characterization of the test result is then loaded again into the shift register via connections also intended for normal use and is subsequently transported by the data processing system. A subsystem suitable for a self-test according to this method is controllable in the self-test condition from a shift register without it being necessary that it is provided with special test connections.

REFERENCES:
patent: 3517171 (1970-06-01), Avizienis
patent: 4947395 (1990-08-01), Bullinger et al.
patent: 4951254 (1990-08-01), Ontrop
patent: 5103450 (1992-04-01), Whetsel
patent: 5115435 (1992-05-01), Langford, II et al.
patent: 5117393 (1992-05-01), Miyazawa et al.
Little, R. et al., "Built-In Test-Requirements, Issues and Architectures", TI. Technical Journal, Jul.-Aug. 1988, pp. 111-122.
Whetsel, L., "A Standard Test Bus and Boundary Scan Architecture", TI Technical Journal, Jul.-Aug. 1988, pp. 48-59.
Turino, J., "IEEE P1149 Proposed Standard Testability Bus--An Update with Case Histories", 1988 International Conf. on Computer Design, pp. 334-337.
LeBlanc, J., "LOCST: A Built-In Self-Test Technique", IEEE Design & Test, Nov. 1984, pp. 45-52.
Maunder, C. et al., "Boundary-Scan--A Framework for Structured Design-for-Test", 1987 International Test Conference , pp. 714-723.
Avra, L., "A VHSIC ETM-Bus-Compatible Test and Maintenance Interface", 1987 International Test Conference , pp. 964-971.
IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE STD 1149.1-1990.
R.P. van Riessen, "Designing and Implementing an Architecture with Boundary Scan", IEEE Design & Test of Computers, vol. 7, No. 1, Feb. 90, pp. 9-19.

Affiliated with

Also associated with

Rating

Method of controlling a self-test in a data processing system an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of controlling a self-test in a data processing system an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of controlling a self-test in a data processing system an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-292730