Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2000-04-27
2002-04-30
Cuneo, Kamand (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C361S768000, C228S180210
Reexamination Certificate
active
06380494
ABSTRACT:
TECHNICAL FIELD
The present invention relates to interconnection structures for joining an electronic array module to a printed circuit board or card, and more particularly to a structure for forming solder interconnection joints that exhibit reduced stress resulting from thermal mismatch of the module and the printed circuit board. The present invention is especially suitable in providing micro ball grid arrays (&mgr;BGA). The present invention is also concerned with the method for fabricating such interconnection structures.
BACKGROUND OF INVENTION
Micro ball grid array (&mgr;BGA) refers to a surface mounting packaging technique whereby the solder ball array pattern is typically less than about 0.75 mm pitch. This is contrasted to conventional ball grid array technology whereby the pitch is at least about 1.0 mm. Pitch refers to the distance measured from the center of an adjoining solder ball to the center of the next adjacent solder ball.
In second level packaging of an electronic array module or chip carrier to a printed circuit board or card, the solder interconnection is rigid and cannot flex under thermal mismatch conditions. As ball to ball spacing shrinks to 0.75 mm pitch and less, the diameter of the ball must be reduced to achieve such spacing. This results in a lower stand off between the module and printed circuit board or card, resulting in less resilience to stress during expected thermal cycles due to the thermal mismatch between the module and the printed circuit board. The reliability of such a second level package interconnect is therefore jeopardized due to the loss of resilience to stress. Accordingly, &mgr;BGA has seen limited industrial applications because of reliability concerns. Reliability can be addressed by employing epoxy compositions to adhere the &mgr;BGA package to integrated circuit boards or cards in order to minimize the effects of thermal mismatch between the device and the circuit board or card. However, this is not especially satisfactory since the epoxy compositions cannot be reworked in that they are thermosetting polymer materials.
SUMMARY OF THE INVENTION
An object of the present invention is to minimize the problem from thermal mismatch between electronic array modules surface mounted on a printed circuit board or printed circuit card. According to the present invention, the reliability is significantly increased. More particularly, the present invention is concerned with a solder interconnection for forming connection between a module or chip carrier and printed circuit board or printed circuit card that comprises a plurality of solder connections arranged in a micro area grid array that joins solder wettable pads on a major surface of the module to a corresponding set of solder wettable pads of the printed circuit board or card. According to the present invention, the solder connections are column shaped with the height of each connection being at least about 1.4 times its diameter. By employing the required column shaped interconnections specified by the present invention, the stand off distance between the module and printed circuit board or card is significantly increased. This in turn increases the resilience of the connection during stress experienced during thermal cycles due to the thermal mismatch between the module and printed circuit board or card.
The present invention is also concerned with the method for interconnecting a module to a printed circuit board or card which comprises attaching the circuit module to the printed circuit board or card by a plurality of solder interconnections that extend from solder wettable pads on a major surface of the module to a corresponding set of solder wettable pads of the printed circuit board or card. The solder connections are column shaped with the height of each of the connections being at least about 1.4 times its diameter and the solder connections are arranged in a micro area grid array.
Still other objects and advantages of the present invention will become readily apparent by those skilled in the art from the following detailed description, wherein it is shown and described only the preferred embodiments of the invention, simply by way of illustration of the best mode contemplated of carrying out the invention. As will be realized the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, without departing from the invention. Accordingly, the description is to be regarded as illustrative in nature and not as restrictive.
REFERENCES:
patent: 3871015 (1975-03-01), Lin et al.
patent: 4545610 (1985-10-01), Lakritz et al.
patent: 4604644 (1986-08-01), Beckham et al.
patent: 4605153 (1986-08-01), Van Dan Brekel et al.
patent: 4967313 (1990-10-01), Berner
patent: 5216278 (1993-06-01), Lin et al.
patent: 5432358 (1995-07-01), Nelson et al.
patent: 5539153 (1996-07-01), Schwiebert et al.
patent: 5612549 (1997-03-01), Nelson et al.
patent: 5639696 (1997-06-01), Liang et al.
patent: 5739800 (1998-04-01), Lebby et al.
patent: 5766979 (1998-06-01), Budnaitis
patent: 5790384 (1998-08-01), Ahmad et al.
patent: 5791911 (1998-08-01), Fasano et al.
patent: 5796590 (1998-08-01), Klein
patent: 5814514 (1998-09-01), Roldan et al.
patent: 5848702 (1998-12-01), Pakeriasamy
patent: 5861678 (1999-01-01), Schrock
patent: 5866949 (1999-02-01), Schueller
patent: 5903662 (1999-05-01), DeCarlo
patent: 5930889 (1999-08-01), Klein
patent: 6080936 (2000-06-01), Yamasaki et al.
patent: 6084781 (2000-07-01), Klein
patent: 6114187 (2000-09-01), Hayes
Bhattacharya et al, “Repeatable, Reliable and Inexpensive Method of Flip-Flop Chip Bond”,IBM Technical Disclosure Bulletin, vol. 23, No. 2, Jul. 1980, pp. 575-576.
Ecker, “Multilevel Alloy Joining System for Semiconductor Dies”,IBM Technical Disclosure Bulletin, vol. 21, No. 7, Dec 1978, pp. 2743-2746.
Coombs et al, “Chip Support Assembly”,IBM Technical Disclosure Bulletin, vol. 19, No. 4, Sep. 1976, pp. 1178-1179.
Coombs, “Chip Mounting with Prestretched Joints”,IBM Technical Disclosure Bulletin, vol. 16, No. 3, Aug. 1973, p. 767.
Miller, “Flexible Chip Joints”,IBM Technical Disclosure Bulletin, vol. 11, No. 9, Feb. 1969, p. 1173.
Miller, “Microelectronic Device Standoffs”,IBM Technical Disclosure Bulletin, vol. 8, No. 3, Aug. 1965, p. 380.
Anon, “Controlled C-4 Solder Joint Elongation for Improved Thermal-Mechanical Stress Relief”,IBM Technical Disclosure Bulletin, vol. 32, No. 10B, Mar. 1990, pp. 118-119.
Getten et al, “Interface Array Connector System”,IBM Technical Disclosure Bulletin, vol. 17, No. 2, Jul. 1974, p. 627.
Anon, “Sandwich Composite PCBs for Minimizing Solder Interconnection/Strain”,Research Disclosure, No. 294, Oct. 1988.
Mays Allen Thomas
Slesinger Kris Allan
Weller Michael Camillo
Connolly Bove & Lodge & Hutz LLP
Cuneo Kamand
Fraley Lawrence R.
LandOfFree
Micro grid array solder interconnection structure with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Micro grid array solder interconnection structure with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Micro grid array solder interconnection structure with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2874907