Variable page size per entry translation look-aside buffer

Details Variable page size per entry translation look-aside buffer Variable page size per entry translation look-aside buffer

Filed on

1991-01-23

Date issued

1993-11-16

Examiner

Rudolph, Rebecca L.

Patent Class

Boots, shoes, and leggings

Other Related Categories

364DIG1, 3642563, 3642564, 3642386, G06F 1200

Type

Patent

Status

active

Patent number

052631400

Description

ABSTRACT:
A translation look-aside buffer with a variable page size per entry is disclosed. Each entry can have a different number of bits translated from a virtual address to a physical address. Each entry in the TLB contains an indication of the page size for that entry. When the translation is done, the indication of page size determines how many bits are translated.

REFERENCES:
patent: 3675215 (1972-07-01), Arnold
patent: 4356549 (1982-10-01), Church
patent: 4654777 (1987-03-01), Nakamura
patent: 4758946 (1988-07-01), Shar et al.
patent: 4763250 (1988-08-01), Keshlear et al.
patent: 4812969 (1989-03-01), Takagi et al.
patent: 4972338 (1990-11-01), Crawford et al.
patent: 5058003 (1991-10-01), White
patent: 5133058 (1992-07-01), Jensen
Holden et al., "Integrated Memory Management for the MC68030," 1987 IEEE Int'l. Conf. on Computer Design: VLSI in Computers & Processors, IEEE Computer Soc. Press; U.S., pp. 586-589.

Affiliated with

Also associated with

Rating

Variable page size per entry translation look-aside buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Variable page size per entry translation look-aside buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Variable page size per entry translation look-aside buffer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-28503