Ultra low power multiplier

Details Ultra low power multiplier Ultra low power multiplier

1997-01-10

1998-07-28

Malzahn, David H.

Boots, shoes, and leggings

36476002, 36476004, 364757, G06F 752

Patent

active

057870292

ABSTRACT:
A multiplier using a modified Booth algorithm dissipates power proportional to the magnitude of one of the operands, and logic races are eliminated using iterative networks.

REFERENCES:
patent: 4745570 (1988-05-01), Diedrich et al.
patent: 4891779 (1990-01-01), Hasebe
patent: 4965762 (1990-10-01), Williams
patent: 4982355 (1991-01-01), Nishimura et al.
patent: 5010510 (1991-04-01), Nishimura et al.
patent: 5128890 (1992-07-01), Girardeau, Jr.
patent: 5200912 (1993-04-01), Asghar et al.
patent: 5333119 (1994-07-01), Raatz et al.
MacSorley, O.L., "High-Speed Arithmetic in Binary Computers," IRE Proc., vol. 49, pp. 67-91, Jan. 1961.
Booth, A.D., "A Signed Binary Multiplication Technique," Q. J. Mech. Appl. Math, vol. 4, pt.2, pp. 236-2404, 1951.
Wallace, C.S., "A Suggestion for a Fast Multiplier," IEEE Trans. Electron. Comput., vol. EC-13, pp. 14-17. Feb. 1964.
Dadda, L., "Some Schemes for Parallel Multipliers," Alta Freq., vol. 34, pp. 346-356, May, 1965.
Baugh, C.R. et al., A Two's Complement Parallel Array Multiplication Algorithm, IEEE Trans. Comput., vol. C-22, pp. 1045-1047, 1973.
Lu, Shih-Lien, "Implementation of Iteractive Networks with CMOS Differential Logic," IEEE Journal of Solid-State Circuits, vol. 23, pp. 1013-1017, 1988.
Yano, K.et al., "A 3.8-ns CMOS 16.times.16 -b Multiplier Using Complementary Pass-Transistor Logic," IEEE Journal of Solid-State Circuits, vol. 25, No. 2, pp. 388-395, 1990.
Lemonds, C. et al., "A Low Power 16 by 16 Multiplier Using Transition Reduction circuitry," Proceedings 1994 International Workshop on Low Power Design, pp. 139-142, 1994.
Dadda, L., "On Parallel Digital Multipliers," Alta Freq., vol. 45, pp. 574-580,1976.
Lehman, M., "Short-Cut Multiplication and Division in Automatic Binary Computers," IEE Proceedings, 105:496-544, 1958.
Jullien, G.A., "High Performance Arithmetic for DSP Systems," VLSI Signal Processing Technology, Kluewer, Boston, Chpt. 3, 1994.

Affiliated with

Also associated with

Rating

Ultra low power multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Ultra low power multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Ultra low power multiplier will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-28285