DRAM power bus control

Details DRAM power bus control DRAM power bus control

2008-06-24

2008-06-24

Nguyen, Viet Q (Department: 2827)

Static information storage and retrieval

Powering

C365S222000, C365S228000, C365S206000

Reexamination Certificate

active

07391666

ABSTRACT:
A dynamic random access memory (DRAM) is provided that has separate array and peripheral power busing to isolate array noise from peripheral circuits such as delay lock loops during row activations and read/write memory operations. A switch connects the array power bus to another separate power bus for a limited period of time during a DRAM refresh cycle to provide additional current to the DRAM arrays. The switch disconnects the array power bus from the other power bus preferably before the end of the refresh cycle.

REFERENCES:
patent: 4748494 (1988-05-01), Yamada et al.
patent: 4980799 (1990-12-01), Tobita
patent: 5270967 (1993-12-01), Moazzami et al.
patent: 5404542 (1995-04-01), Cheung
patent: 5426613 (1995-06-01), Takahashi et al.
patent: 5561384 (1996-10-01), Reents et al.
patent: 5604710 (1997-02-01), Tomishima et al.
patent: 5619472 (1997-04-01), Okamura
patent: 5675808 (1997-10-01), Gulick et al.
patent: 5701597 (1997-12-01), Nakanishi et al.
patent: 5726506 (1998-03-01), Wood
patent: 5814851 (1998-09-01), Suh
patent: 5831467 (1998-11-01), Leung et al.
patent: 5901103 (1999-05-01), Harris, II et al.
patent: 5959488 (1999-09-01), Lin et al.
patent: 5970507 (1999-10-01), Kato et al.
patent: 6101137 (2000-08-01), Roh
patent: 6112273 (2000-08-01), Kau et al.
patent: 6115319 (2000-09-01), Kinoshita et al.
patent: 6219294 (2001-04-01), Huber et al.
patent: 6232793 (2001-05-01), Arimoto et al.
patent: 6232893 (2001-05-01), Cliff et al.
patent: 6275439 (2001-08-01), Lee
patent: 6307802 (2001-10-01), Manning
patent: 6317344 (2001-11-01), Koizumi et al.
patent: 6359502 (2002-03-01), Endou
patent: 6366513 (2002-04-01), Wang
patent: 6396088 (2002-05-01), Kitsukawa et al.
patent: 6400595 (2002-06-01), Keeth et al.
patent: 6424589 (2002-07-01), Mochida
patent: 6434076 (2002-08-01), Andersen et al.
patent: 6489597 (2002-12-01), Hornung
patent: 6504353 (2003-01-01), Kobayashi et al.
patent: 6525988 (2003-02-01), Ryu et al.
patent: 6560137 (2003-05-01), Allen et al.
patent: 6603175 (2003-08-01), Kadowaki et al.
patent: 6657307 (2003-12-01), Iwamoto
patent: 6670830 (2003-12-01), Otsuka et al.
patent: 6687169 (2004-02-01), Ryu et al.
patent: 6744689 (2004-06-01), Itou
patent: 6760248 (2004-07-01), Stahl
patent: 6795365 (2004-09-01), Raad
patent: 6825644 (2004-11-01), Kernahan
patent: 6853591 (2005-02-01), Schreck
patent: 6879239 (2005-04-01), McCarren
patent: 6888767 (2005-05-01), Han
patent: 6903994 (2005-06-01), Schoenfeld
patent: 6914798 (2005-07-01), Kwon et al.
patent: 6937534 (2005-08-01), Lim et al.
patent: 6988218 (2006-01-01), Drexler
patent: 7023756 (2006-04-01), Raad
patent: 7072242 (2006-07-01), Okuda et al.
patent: 7277352 (2007-10-01), Raad
patent: 2004/0037141 (2004-02-01), Raad
patent: 11-224901 (1999-08-01), None
patent: 2002-050955 (2002-02-01), None

Affiliated with

Also associated with

Rating

DRAM power bus control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DRAM power bus control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DRAM power bus control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2815449