Patent
1996-09-04
1998-09-01
An, Meng-Ai T.
395551, 395559, G06F 1314, G06F 104
Patent
active
058023178
ABSTRACT:
An electronic circuit (100) for reducing electromagnetic interference includes a plurality of circuit elements (130, 140, 150) to which a set of bussed logic signals (343) generated by a set of first circuits (342) is distributed by a logic clock (120). The electronic circuit (100) further includes a plurality of cascaded busses (355, 135, 335) including a last cascaded bus (335) having a last enablement phase. Each of the plurality of cascaded busses (355, 135, 335) couples a set of amplified logic signals (355, 135, 335) from one of the plurality of circuit elements (358, 359, 336) to another one of the plurality of circuit elements (359, 336, 322). The set of amplified logic signals (355, 135, 335) of each of the plurality of cascaded busses is enabled during an enable period (351, 352, 330) which lasts beyond an end of the last enablement phase.
REFERENCES:
patent: 4956850 (1990-09-01), Balmer
patent: 5248047 (1993-09-01), Spohrer
patent: 5311081 (1994-05-01), Donaldson et al.
patent: 5532630 (1996-07-01), Waggoner et al.
patent: 5594370 (1997-01-01), Nguyen et al.
patent: 5640547 (1997-06-01), Hotta et al.
patent: 5648931 (1997-07-01), Obara
patent: 5657456 (1997-08-01), Gist et al.
patent: 5687330 (1997-11-01), Gist et al.
Kim Yong Hyon
Naufel Naji Chafic
Quan Sang
Wiseman Carl Donald
An Meng-Ai T.
Lamb James A.
Motorola Inc.
Thai Xuan M.
LandOfFree
Electronic circuit having phased logic busses for reducing elect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Electronic circuit having phased logic busses for reducing elect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electronic circuit having phased logic busses for reducing elect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-280660