Channel bonding control logic architecture

Details Channel bonding control logic architecture Channel bonding control logic architecture

2008-06-03

2008-06-03

Fan, Chieh M. (Department: 2611)

Pulse or digital communications

Transceivers

Transmission interface between two stations or terminals

C375S354000

Reexamination Certificate

active

07382823

ABSTRACT:
A design is used for coordinating channel bonding operations of a set of transceivers. The set include a master transceiver and a plurality of first level slave transceivers that perform channel bonding operations. Each first level transceiver is controlled by the master transceiver. The set also comprises a plurality of second level slave transceivers that perform channel bonding operations. Each second level transceiver is controlled by one of the plurality of first level transceivers. Any transceiver can be set as either a master, a first level slave or a second level slave. The design comprises a plurality of flip-flops and multiplexers, and is controlled by a MODE signal that determines the mode of operation of the design.

REFERENCES:
patent: 5361373 (1994-11-01), Gilson
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5652904 (1997-07-01), Trimberger
patent: 5671355 (1997-09-01), Collins
patent: 5752035 (1998-05-01), Trimberger
patent: 5784003 (1998-07-01), Dahlgren
patent: 5870441 (1999-02-01), Cotton et al.
patent: 5970254 (1999-10-01), Cooke et al.
patent: 5999026 (1999-12-01), Vorenkamp et al.
patent: 6014406 (2000-01-01), Shida et al.
patent: 6020755 (2000-02-01), Andrews et al.
patent: 6096091 (2000-08-01), Hartmann
patent: 6279045 (2001-08-01), Muthujumaraswathy et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6343207 (2002-01-01), Hessel et al.
patent: 6373834 (2002-04-01), Lundh et al.
patent: 6477200 (2002-11-01), Agazzi et al.
patent: 6526462 (2003-02-01), Elabd
patent: 6570492 (2003-05-01), Peratoner
patent: 6639905 (2003-10-01), Muller et al.
patent: 6667993 (2003-12-01), Lippett et al.
patent: 6804246 (2004-10-01), Petersen et al.
patent: 2001/0007577 (2001-07-01), Measor
patent: 2002/0095635 (2002-07-01), Wager et al.
patent: 2002/0126789 (2002-09-01), Georges et al.
patent: 2003/0076909 (2003-04-01), Greenhill et al.
patent: 2003/0169261 (2003-09-01), Emberling et al.
patent: 2004/0013105 (2004-01-01), Ahmavaara et al.
patent: 0 996 262 (2000-04-01), None
patent: WO 97/36403 (1997-10-01), None
U.S. Appl. No. 10/090,250, filed Mar. 1, 2002, Menon et al.
Cary D. Snyder and Max Baron; “Xilinx's A-to-Z System Platform”; Cahners Microprocessor; The Insider's Guide to Microprocessor Hardware; Microdesign Resources; Feb. 6, 2001; pp. 1-5.

Affiliated with

Also associated with

Rating

Channel bonding control logic architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Channel bonding control logic architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Channel bonding control logic architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2801754