Static information storage and retrieval – Powering
Reexamination Certificate
2008-06-10
2008-06-10
Lam, David (Department: 2827)
Static information storage and retrieval
Powering
C365S233100, C365S189090, C365S185180
Reexamination Certificate
active
07385869
ABSTRACT:
A data processing apparatus supplied a first voltage from outside, includes a CPU, a first voltage generating circuit, a second voltage generating circuit, a clock generating circuit, and, a nonvolatile memory which can be accessed by the CPU. The first voltage generating circuit generates a second voltage, a voltage level of which is lower than that of the first voltage. The clock generating circuit is supplied the second voltage from the first voltage generating circuit and generates a clock signal, and the second voltage generating circuit is supplied the second voltage from the first voltage generating circuit and the clock signal from the clock generating circuit, and generates a second voltage, a voltage level of which is higher than that of the first voltage, for supplying to the nonvolatile memory.
REFERENCES:
patent: 4229667 (1980-10-01), Heimbigner et al.
patent: 4638464 (1987-01-01), Cranford et al.
patent: 4962484 (1990-10-01), Takeshima
patent: 5444664 (1995-08-01), Kuroda et al.
patent: 5461584 (1995-10-01), Ikuta
patent: 5537073 (1996-07-01), Ariomoto
patent: 5553030 (1996-09-01), Tedrow et al.
patent: 5561627 (1996-10-01), Matsubara et al.
patent: 5587948 (1996-12-01), Nakai
patent: 5592421 (1997-01-01), Kaneko et al.
patent: 5644539 (1997-07-01), Yamagami et al.
patent: 5694611 (1997-12-01), Matsubara
patent: 5822251 (1998-10-01), Bruce et al.
patent: 5862080 (1999-01-01), Harari et al.
patent: 5991221 (1999-11-01), Ishikawa et al.
patent: 6154412 (2000-11-01), Ishikawa et al.
patent: 6407959 (2002-06-01), Ishikawa et al.
patent: 6661715 (2003-12-01), Ishikawa et al.
patent: 6845046 (2005-01-01), Ishikawa et al.
patent: 2-307259 (1990-12-01), None
patent: 05-265579 (1993-10-01), None
patent: 06-282987 (1994-10-01), None
patent: 7-176698 (1995-07-01), None
patent: 07-334999 (1995-12-01), None
patent: 8-18408 (1996-01-01), None
patent: 08-031171 (1996-02-01), None
patent: 08-096591 (1996-04-01), None
patent: 09-009612 (1997-01-01), None
Eng. language translation of “Notification of Reasons for Refusal” for H96038961 (8pgs).
Eng. language translation of “Notification of Reasons for Refusal” for H96038962 (3pgs).
English translation of Japanese Office Action dated Jul. 25, 2006.
Ishikawa Eiichi
Matsubara Kiyoshi
Saito Yasuyuki
Sato Masanao
Yada Naoki
Antonelli, Terry Stout & Kraus, LLP.
Lam David
Renesas Technology Corp.
LandOfFree
Microcomputer and microprocessor having flash memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microcomputer and microprocessor having flash memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microcomputer and microprocessor having flash memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2801368