Methods for allocating circuit design portions among physical ci

Details Methods for allocating circuit design portions among physical ci Methods for allocating circuit design portions among physical ci

Filed on

1996-02-20

Date issued

1998-07-28

Examiner

Voeltz, Emanuel Todd

Patent Class

Boots, shoes, and leggings

Other Related Categories

364480, 364490, 364491, G06F 1750

Type

Patent

Status

active

Patent number

057870098

Description

ABSTRACT:
Partitioning of a circuit design to facilitate economical implementation of that circuit in a physical circuit that is made up of two or more physical subcircuits is improved by starting with two different, conventionally produced partitions of the design and combining selected features of those two starting partitions to produce a final partition that is better than either of the starting partitions.

REFERENCES:
patent: 3617714 (1971-11-01), Kernighan et al.
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 5113352 (1992-05-01), Finnerty
patent: 5187784 (1993-02-01), Rowson
patent: 5341308 (1994-08-01), Mendel
patent: 5398195 (1995-03-01), Kim
Vijayan ("Partitioning logic on graph structures to minimize routing cost", IEEE Transactions on Computer-Aided Design of Integrated Circuit Systems, vol. 9, No. 12, Dec. 1990, pp. 1326-1334).
Chrzanowska-Jeske et al. ("Partitioning approach to find an exact solution to the fitting problem in an application-specific EPLD device", IEEE Comput. Soc. Press, Proceedings of European Design Automation Conference with EURO-VHDL '93, 20 Sep. 1993.
Schweikert et al. ("A Proper Model for the Partitioning of Electrical Circuits", Proceedings of the 9th Design Automation Workshop, 1979, pp. 57-62).
Yan ("Connection-oriented net model and fuzzy clustering techniques for K-way partitioning", IEEE Comput. Soc. Press, Proceedings: International Conference on Computer Design: VLSI in Computers and Processors, 2 Oct. 1995, pp. 236-241).
Breuer, Melvin A., "A Class of Min-Cut Placement Algorithms", Dept. of Elec. Engng. & Comp. Sci., University of Southern California, pp. 284-290.
Fiduccia, C.M. et al., "A Linear-Time Heuristic for Improving Network Partitions", 19th Design Automation Conference, 1982, pp. 241-247.
Kernighan, B.W., et al., "An Efficient Heuristic Procedure for Partitioning Graphs", Bell Sys. Tech. Jour., pp. 291-307 (Feb. 1970).
Krishnamurthy, B., "An Improved Min-Cut Algorithm For Partitioning VLSI Networks", IEEE Transactions on Computers, vol. C-33, No. 5, May 1984, pp. 438-446.
Schweikert, D.G., et al., "A Proper Model for the Partitioning of Electrical Circuits", Proceedings of the 9th Design Automation Workshop, 1979, pp. 57-62.

Affiliated with

Also associated with

Rating

Methods for allocating circuit design portions among physical ci does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for allocating circuit design portions among physical ci, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for allocating circuit design portions among physical ci will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-27999