Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing
Reexamination Certificate
2011-08-30
2011-08-30
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
C716S053000, C716S054000, C716S055000, C716S101000, C716S104000, C716S110000, C716S118000, C716S119000, C716S139000, C716S107000, C712S009000, C712S010000, C712S011000, C712S015000, C718S102000, C718S103000, C718S104000, C718S105000, C718S106000
Reexamination Certificate
active
08010917
ABSTRACT:
Disclosed is an improved method and system for implementing parallelism for execution of electronic design automation (EDA) tools, such as layout processing tools. Examples of EDA layout processing tools are placement and routing tools. Efficient locking mechanism are described for facilitating parallel processing and to minimize blocking.
REFERENCES:
patent: 6144983 (2000-11-01), Klots et al.
patent: 6711718 (2004-03-01), Pfeil et al.
patent: 6983440 (2006-01-01), Nequist
patent: 7461359 (2008-12-01), Nequist
patent: 2004/0019679 (2004-01-01), E et al.
patent: 2004/0210854 (2004-10-01), Pfeil et al.
patent: 2004/0225988 (2004-11-01), Petunin et al.
patent: 2005/0044518 (2005-02-01), Petunin et al.
patent: 2006/0265675 (2006-11-01), Wang
Schafer et al. “Deadlock-Free Routing and Component Placement for Irregular Mesh-based Networks-on-Chip”, Proceedings of the 2005 IEEE/ACM International Conference on Computer-Aided Design, Nov. 6-10, 2005.
Qiao et al. “Data Driven Design and Simulation System Based on XML”, Proceedings of the 2003 Winter Simulation Conference, pp. 1143-1148.
Durbeck et al. “Defect-tolerant, fine-grained parallel testing of a Cell Matrix”, Proceedings of SPIE, Jul. 2002, Boston MA, pp. 238-245.
Cross David
Nequist Eric
Cadence Design Systems Inc.
Doan Nghia M
Vista IP Law Group LLP
LandOfFree
Method and system for implementing efficient locking to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and system for implementing efficient locking to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and system for implementing efficient locking to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2790059