Superior misaligned memory load and copy using merge hardware

Details Superior misaligned memory load and copy using merge hardware Superior misaligned memory load and copy using merge hardware

2008-03-04

2008-03-04

Malzahn, D. H. (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

Reexamination Certificate

active

07340495

ABSTRACT:
Method, apparatus, and program means for performing misaligned memory load and copy using aligned memory operations together with a SIMD merge instruction. The method of one embodiment comprises determining whether a memory operation involves a misaligned memory address. The memory operation is performed with aligned memory accesses if the memory operation is determined as not involving a misaligned memory address. The memory operation is performed with an algorithm including a merge operation and aligned memory accesses if the memory operation is determined as involving a misaligned memory address.

REFERENCES:
patent: 4841468 (1989-06-01), Miller et al.
patent: 4982352 (1991-01-01), Taylor et al.
patent: 5566312 (1996-10-01), Pedneau
patent: 5742755 (1998-04-01), Hervin
patent: 5761491 (1998-06-01), Circello et al.
patent: 5781457 (1998-07-01), Cohen et al.
patent: 5909572 (1999-06-01), Thayer et al.
patent: 5933650 (1999-08-01), van Hook et al.
patent: 5969975 (1999-10-01), Glass et al.
patent: 6115812 (2000-09-01), Abdallah et al.
patent: 6148302 (2000-11-01), Beylin et al.
patent: 6167419 (2000-12-01), Saishi et al.
patent: 6167420 (2000-12-01), Saishi et al.
patent: 6211892 (2001-04-01), Huff et al.
patent: 6370559 (2002-04-01), Hoffman
patent: 6430684 (2002-08-01), Bosshart
patent: 6457036 (2002-09-01), Sloan
patent: 6745319 (2004-06-01), Balmer et al.
patent: 6839728 (2005-01-01), Pitsianis et al.
patent: 7069470 (2006-06-01), Wilding et al.
patent: 2001/0016902 (2001-08-01), Abdallah et al.
patent: 2002/0159529 (2002-10-01), Wang et al.
patent: 2002/0172287 (2002-11-01), Kim
patent: 2003/0231711 (2003-12-01), Zhang et al.
patent: 2004/0098556 (2004-05-01), Buxton et al.
patent: 2004/0098567 (2004-05-01), Hansen et al.
patent: 2004/0205323 (2004-10-01), Hansen et al.
patent: 2005/0108312 (2005-05-01), Chen et al.
patent: 0 130 380 (1985-01-01), None
patent: 0 363 176 (1990-04-01), None
patent: WO 03/038601 (2003-05-01), None
Avaro, Olivier, et al.,MPEG-4 Systems Overview and Architecture, woody.imag.fr/MPEG4/syssite/syspub/docs/tutorial/, May 28, 1998, pp. 1-71 plus Yahoo site ref.
Bierling, M.,Displacement Estimation by Hierarchical Blockmatching, SPIE, vol. 1001, Visual Communications and Image Processing, May 1998, pp. 942-951.
Chan, Y.L and W.C. Siu,Adaptive Multiple-Candidate Hierarchical Search for Block Matching Algorithm, IEE Electronics Letters, vol. 31, No. 19, Sep. 14, 1995, pp. 1637-1639.
Chan, Yui-Lam and Wan-Chi Siu,New Adaptive Pixel Decimation for Block Motion Vector Estimation, IEEE Transactions on Circuits and Systems on Video Technology, vol. 6, No. 1, Feb. 1996, pp. 113-118.
Chen, Liang-Gee, Wai-Ting Chen, Yeu-Shen Jehng Tzi-Dar Chuieh,An Efficient Parallel Motion Estimation Algorithm for Digital Image Processing, IEEE Transactions on Circuits and Systems on Video Technology, vol. 1, No. 4, Dec. 1991, pp. 378-384.
Cheng, K.W., S.C. Chan,Fast Block Matching Algorithms for Motion Estimation, ICASSP96, 1996, pp. 2318ff.
Corbal, Jesus, et al.,DLP+TLP Processors for the Next Generation of Media Workloads, 0-7695-1019-1/01, IEEE, 2001, pp. 219-228.
Day, Neil, Ed.,Introduction to MPEG-7(v.3.0), International Organization for Standardization, ISO/IEC JTCI/SC29/WG11, Coding of Moving Pictures and Audio, #N4032, Mar. 2001, pp. 1-10.
Diffendorff, Keith, et al.AltiVec Extension to PowerPC Accelerates Media Processing, IEEE Publication No. 0272-1732/00, Copyright 2000 IEEE, pp. 85-95.
Dufaux, Frederic, et al.,Efficient, Robust, and Fast Global Motion Estimation for Video Coding, 1057-7149/00, IEEE, 2000, pp. 497-501.
Eckart, Stefan, Chad Fogg,ISO/IEC MPEG-2 Software Video Codec, SPIE vol. 2419, Digital Video Compression: Algorithms and Technologies, 1995, San Jose, CA.
Edirisinghe, E.A., et al.,Shape Adaptive Padding for MPEG-4, 0098 3063/00, IEEE, 2000, pp. 514-520.
Feng, J., Lo, K. T. Mehrpour, H. Karbowiak, A.E.,Adaptive Block-Matching Motion Estimation Algorithm for Video Coding, IEE Electronics Letters, vol. 31, No. 18, 1995, pp. 1542-1543.
Furht, Botho, Joshua Greenberg, Raymond Westwater,Motion Estimation Algorithm for Video Compression, Kluwer Academic Publishers, Boston, 1997, pp. cover-vi, 11, 49-95.
Ghanbari, M.,The Cross-Search Algorithm for Motion Estimation, IEEE Transactions on Communications, vol. 38, No. 7, Jul. 1990, pp. 950-953.
He, Zhongli, M.L. Liou,A High Performance Fast Search Algorithm for Block Matching Motion Estimation, IEEE Transactions on Circuits and Systems on Video Technology, vol. 7, No. 5, Oct. 1997, pp. 826-828.
He, Zhong-Li, M.L.Liou, Design of Fast Motion Estimation Algorithm based on Hardware Consideration, IEEE Transactions on Circuits and Systems on Video Technology, vol. 7, No. 5, Oct. 1997, pp. 819-823.
Heising, G., et al.,MoMuSys: MPEG-4 Version 2 Video Reference Software Package, AC098/HHI/WP5.1/DS/P/049/B1, 1998, Abstract and pp. 1-8.
Intel Corporation,Block-Matching in Motion Estimation Alforithms Using Streaming SIMD Extensions 2(SSE2), Vers. 2.0 Sep. 22, 2000, Order No. 248605-001, pp. 1-13, A-1, A-2.
International Organisation For Standardisation,Optimization Model Version 2.0, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio, #N3675, Oct. 2000, 12 pp.
International Organisation For Standardisation,New MPEG-4 Profiles Under Consideration, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio, #N3932, Jan. 2001, pp. 1-35.
Jain, J., A. Jain,Displacement Measurement and its Application in Interframe Image Coding, IEEE Transactions on Communications, vol. 29, No. 12, Dec. 1981, pp. 1799-1808.
Ju, John C.-H., et al.,A Fast Rate-Optimized Motion Estimation Algorithm for Low-Bit-Rate Video Coding, 1051-8215/99, IEEE, 1999, pp. 994-1002.
Jung, Hae Mook, Duch Dong Hwang Coong Soo Park, Han Soo Kim,An Annular Search Algorithm for Efficient Motion Estimation, International Picture Coding Symposium, PCS96, 1996, pp. 171-174.
Kappagantula, S., K.R. Rao,Motion Compensated Interframe Image Prediction, IEEE Transactions on Communications, 33(9), Sep. 1985, pp. 1011-1015.
Kim, Joon-Seek, Rae-Hong Park,A Fast Feature-Based Block Matching Algorithm Using Integral Projections, IEEE Journal on Selected areas in communications, vol. 10, No. 5, Jun. 1992, pp. 968-971.
Kim, Michelle, Ed.,MPEG-4 Systems, International Organization for Standardization, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio #N3383, Jun. 2000, pp. 1-19.
Kneip, Johannes, et al.,Applying and Implementing the MPEG-4 Multimedia Standard, 0272-1732/99, IEEE, 1999, pp. 64-74.
Kneip, J. (Johannes), et al.,The MPEG-4 Video Coding Standard—a VLSI Point of View, IEEE Workshop on Signal Processing Systems (SIPS98), Oct. 8-10, 1998, pp. 43-52, A-1, A-2.
Koga, J., et al.,Motion Compensated Interframe Coding for Video Conferencing, Proceedings of the National Telecommunications Conference, 1981, pp. G5.3.1-5.3.3.
Koenen, Rob, Ed.,Overview of the MPEG-4 Standard, International Organization for Standardization, ISO/IEC JTC1/SC29/WG11, Coding of Moving Pictures and Audio, #N4030, Mar. 2001, pp. 1-69.
Kuhn, P.,Algorithms, Complexity Analysis and VLSI Architectures for MPEG-4 Motion Estimation, 1999 Kluwer Academic Publishers, Boston, pp. cover-vi, 15, 17-59, 107-109, 119-121, 147-167, and 189-204.
Kuhn, P., Stechele W.,Complexity Analysis of the Emerging MPEG-4 Standard as a Basis for VLSI Implementation, vol. SPIE 3309 Visual Communications and Image Processing, San Jose, Jan. 1998, pp. 498-509.
Lee, Liang-Wei, Jhing-Fa Wang, Jau- Yien Lee, Jung-Dar Shie,Dynamic Search-Window Adjustment and Interlaced Search Block-Matching Algorithm, IEEE Transactions on circuits and systems for video technology, vol. 3, No. 1, Feb. 1993, pp. 85-87.
Lee, W., Y. Kim, R.J. Gove, C.J. Read,Media Station 5000: Integrating Video and Audio, IEEE Multimedia, vol. 1, No. 4, 1994, pp. 50-61.
Lee, Xiaobing, Ya-Qin Zhang,A Fast Hierarchical Motion-Compensation Scheme for Video Coding Using Block-Feature Matching, IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, No. 6, Dec. 1996, pp. 627-635.
Lengwehasatit, Krisda, et al.,A Novel Computationally Scala

Affiliated with

Also associated with

Rating

Superior misaligned memory load and copy using merge hardware does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Superior misaligned memory load and copy using merge hardware, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superior misaligned memory load and copy using merge hardware will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2786822