Self-pinned GMR structure by annealing

Details Self-pinned GMR structure by annealing Self-pinned GMR structure by annealing

2008-01-22

2008-01-22

Sheehan, John P (Department: 1742)

Metal working

Method of mechanical manufacture

Electrical device making

C148S103000, C148S108000

Reexamination Certificate

active

07320169

ABSTRACT:
In a conventional spin valve the shunt resistance of the pinning layer reduces the overall efficiency of the device. This problem has been overcome by using IrMn for the pinning layer at a thickness of about 20 Angstroms or less. For the IrMn to be fully effective it must be subjected to a two-step anneal, first in the presence of a high field (about 10 kOe) for several hours and then in a low field (about 500 Oe) while it cools. The result, in addition to improved pinning, is the ability to do testing at the full film and full wafer levels.

REFERENCES:
patent: 6219208 (2001-04-01), Gill
patent: 6364961 (2002-04-01), Nagasaka et al.
patent: 6581272 (2003-06-01), Lin et al.
patent: 6655008 (2003-12-01), Gill
patent: 6700760 (2004-03-01), Mao
patent: 6741433 (2004-05-01), Nishioka
patent: 6779248 (2004-08-01), Dovek et al.
patent: 6822838 (2004-11-01), Lin et al.
patent: 6870711 (2005-03-01), Zhao et al.
patent: 2001/0004798 (2001-06-01), Gill
patent: 2003/0179515 (2003-09-01), Pinarbasi
patent: 2003/0179516 (2003-09-01), Freitag et al.
patent: 2003/0218903 (2003-11-01), Luo

Affiliated with

Also associated with

Rating

Self-pinned GMR structure by annealing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Self-pinned GMR structure by annealing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Self-pinned GMR structure by annealing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2784596