Boots – shoes – and leggings
Patent
1989-09-15
1992-03-03
Lee, Thomas C.
Boots, shoes, and leggings
364229, 3642323, 3642402, 36424294, 3642598, 3642844, 3649314, 3649338, 364DIG1, G06F 900, G06F 1300, G06F 1516
Patent
active
050939203
ABSTRACT:
An arrangement for implementing graph operations, generally, and circuit simulations in particular employing a plurality of substantially identical high speed special purpose processing elements (PE) that are flexibly interconnected through a switch to form a cluster. In addition to the processing element (PE) being programmable, the interconnection switch permits dynamically altered routing of signals between the processing elements. The processing elements include a queue unit which permits high speed asynchronous communication between the elements. Additional advantage is attained with a hierarchical arrangement where a plurality of clusters are interconnected in an n-cube arrangement, and all of the clusters communicate with a host computer.
REFERENCES:
patent: 4430699 (1984-02-01), Segarra
patent: 4644461 (1987-02-01), Jennings
patent: 4656580 (1987-04-01), Hitchcock et al.
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 4819150 (1989-04-01), Jennings et al.
patent: 4837676 (1989-06-01), Rosman
patent: 5016163 (1991-05-01), Jesshope et al.
Miron Abramovici et al., "A Logic Simulation Machine", IEEE, vol.-CAD-21 No. 2, Apr. 1983.
W. Hillis, "The Connection Machine", pp. 82-91.
Scientific American, Jun. 1987, pp. 108-115.
Miron Abramovici et al., "A Logic Simulation Machine", IEEE, vol.-CAD-2, No. 2, Apr. 1983.
M. Abramovici et al., "A Logic Simulation Machine", IEEE, vol.-CAD-2, No. 2, Apr. 1983, pp. 82-91.
"A Survey of Hardware Accelerators used in Computer-Aided Design", IEEE Design Test of Computers, Tom Blank, Aug. 1984.
"Hardware Acceleration of Logic Simulation using a Data Flow Architecture", IEEE 1985, Gary Catlin et al.
"Silicon Solutions Carves Niche in VLSI Design" Electronics, Aug. 12, 1985.
"Powerspice Simulates Circuits Faster and More Accurately" Electronics, Aug. 26, 1985.
"A Hardware Architecture for Switch-Level Simulation" IEEE 1985, William J. Dally et al.
"The Connection Machine", Scientific American, W. D. Hillis, Jun. 1987, pp. 108-115.
Agrawal Prathima
Dally William J.
Krishnakumar Anjur S.
AT&T Bell Laboratories
Brendzel H. T.
Lee Thomas C.
Mohamed Ayni
LandOfFree
Programmable processing elements interconnected by a communicati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable processing elements interconnected by a communicati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable processing elements interconnected by a communicati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-278081