Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2011-08-23
2011-08-23
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S107000, C438S108000, C257SE21499
Reexamination Certificate
active
08003437
ABSTRACT:
Respective attracting openings of a bonding head are disposed so as to avoid joining regions at which bump electrodes (obverse electrodes) of a semiconductor chip are joined with bump electrodes of a package substrate. Bump electrodes (reverse electrodes) that are connected to the bump electrodes are provided at a reverse side of the semiconductor chip at positions opposing the bump electrodes. Because the attracting openings do not overlap the joining regions, the bump electrodes (reverse electrodes) are not suctioned at the joining regions.
REFERENCES:
patent: 6617573 (2003-09-01), Kawahashi
patent: 2004/0001140 (2004-01-01), Murayama
patent: 63029539 (1988-02-01), None
patent: 7066268 (1995-03-01), None
patent: 8-213427 (1996-08-01), None
patent: 9-36181 (1997-02-01), None
patent: 11-307580 (1999-11-01), None
patent: 2001-68511 (2001-03-01), None
patent: 2002-313843 (2002-10-01), None
patent: 2005-347621 (2005-12-01), None
Oki Semiconductor Co., Ltd.
Rabin & Berdo PC
Trinh Michael
LandOfFree
Semiconductor device fabricating method and fabricating... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device fabricating method and fabricating..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device fabricating method and fabricating... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2776664