Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Reexamination Certificate
2008-01-15
2008-01-15
Mai, Lam T. (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
C341S166000
Reexamination Certificate
active
07319425
ABSTRACT:
Described is a switched capacitor circuit for performing an analog circuit function. Unlike conventional switched capacitor circuits employing operational amplifiers, the switched capacitor circuit uses a comparator and does not require direct feedback between the input and output of the comparator. The switched capacitor circuit includes a first and a second switched capacitance network, a comparator and a current source. The first switched capacitance network has an input terminal to receive a circuit input voltage during a first phase. The comparator has an input terminal in communication with the first switched capacitance network and an output terminal in communication with the second switched capacitance network through a switched terminal. The current source communicates with the switched capacitance networks and supplies a current to charge the networks during a second phase. The circuit can be used, for example, to provide high gain amplification in integrated circuits.
REFERENCES:
patent: 5059820 (1991-10-01), Westwick
patent: 6445305 (2002-09-01), Andersson et al.
patent: 2005/0258998 (2005-11-01), Confalonieri et al.
Copeland, M. et al.; “Dynamic Amplifier for M.O.S. Technology”; Apr. 10, 1979; pp. 301-302; Electronics Letters, vol. 15, No. 10.
Chern J.-G. et al.; “An 11 bit, 50 kSample/s CMOS A/D Converter Cell using a Multislope Integration Technique”; 1989; p. 6.2.1-6.2.4; IEEE 1989 Custom Integrated Circuits Conference “No Month”.
Fried,: David L.; “Analog Sample-Data Filters”; IEEE Journal of Solid-State Circuits; Aug. 1972; p. 302-304.
Hosticka, B. J. et al.; “MOS Sampled Data Recursive Filters Using Switched Capacitor Integrators”; IEEE Journal of Solid-State Circuits vol. SC-12, No. 6; Dec. 1977; p. 600-608.
Lewis, S. H. et al.; “Session XVII: Analog Techniques”; Feb. 26, 1987 IEEE International Solid-State Circuits Conference; pp. 210, 211 & 405.
Lewis, S. H. et al.; “A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter”; IEEE Journal of Solid-State Circuits; vol. SC-22, No. 6; Dec. 1987; pp. 954-961.
Buss, Dennis; “Device Issues in the Integration of Analog/RF Functions in Deep Submicron Digital CMOS”; 1999 IEEE; pp. 17.3.1-17.3.4 “No Month”.
1995 National Semiconductor Corporation; “Special Sample and Hold Techniques”; Application Note 294; Apr. 1982; 4 pgs.
Williams, Jim; “High Speed Comparator Techniques”; Linear Technology; Application Note 13; Apr. 1985; pp. AN13-1-AN13-32.
Fiorenza John K.
Lee Hae-Seung
Sepke Todd
Sodini Charles G.
Guerin William G.
Guerin & Rodriquez, LLP
Mai Lam T.
Massachusetts Institute of Technology
LandOfFree
Comparator-based switched capacitor circuit for scaled... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Comparator-based switched capacitor circuit for scaled..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Comparator-based switched capacitor circuit for scaled... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2772058