Method for manufacturing multi-layer printed circuit board

Metal working – Method of mechanical manufacture – Electrical device making

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C029S830000, C029S846000, C029S851000, C174S255000, C361S794000

Reexamination Certificate

active

07356917

ABSTRACT:
A multi-layer printed circuit board includes an insulation substrate; a surface conductive pattern disposed on a surface of the insulation substrate; and an inner conductive pattern embedded in the insulation substrate. The surface conductive pattern has a surface roughness on an insulation substrate side, the surface roughness of the surface conductive pattern being larger than that of the inner conductive pattern.

REFERENCES:
patent: 4893404 (1990-01-01), Shirahata et al.
patent: 4931354 (1990-06-01), Wakino et al.
patent: 5103293 (1992-04-01), Bonafino et al.
patent: 5403672 (1995-04-01), Urasaki et al.
patent: 5482784 (1996-01-01), Ohara et al.
patent: 5800575 (1998-09-01), Lucas
patent: 6228467 (2001-05-01), Taniguchi et al.
patent: 6476330 (2002-11-01), Otsuka et al.
patent: 6534723 (2003-03-01), Asai et al.
patent: 6630629 (2003-10-01), Otsuka et al.
patent: 6734542 (2004-05-01), Nakatani et al.
patent: 7071424 (2006-07-01), Shirai et al.
patent: 2001/0042637 (2001-11-01), Hirose et al.
patent: A-H07-307575 (1995-11-01), None
patent: A-2002-185132 (2002-06-01), None
patent: A-2002-232153 (2002-08-01), None
patent: A-2002-329959 (2002-11-01), None
patent: A-2003-046260 (2003-02-01), None
Notice of Reason for Refusal from Chinese Patent Office issued on Sep. 19, 2006 for the corresponding Chinese patent application No. 200410034230.6 (a copy and English translation thereof).
Notice of Reason for Refusal from Japanese Patent Office issued on Jan. 30, 2006 for the corresponding Japanese patent application No. 2003-101460 (a copy and English translation thereof).
Notice of Allowability dated Oct. 5, 2005 in corresponding U.S. Appl. No. 10/814,804 (patent No. 7,012,197).
Second Office Action dated Aug. 17, 2007 in the corresponding Chinese patent application No. 200410034230.6 (and English translation).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method for manufacturing multi-layer printed circuit board does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for manufacturing multi-layer printed circuit board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for manufacturing multi-layer printed circuit board will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2764664

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.