System and method for testing integrated circuit timing margins

Details System and method for testing integrated circuit timing margins System and method for testing integrated circuit timing margins

2008-04-08

2008-04-08

Nguyen, Ha Tran (Department: 2829)

Electricity: measuring and testing

Measuring, testing, or sensing electricity, per se

With rotor

Reexamination Certificate

active

07355387

ABSTRACT:
An integrated circuit load board includes a substrate on which a plurality of integrated circuit sockets and an integrated test circuit are mounted. The integrated test circuit includes circuitry for testing the timing margins of memory devices by determining the relative timing between read data and data strobe signals applied to a memory device. The relative timing between the read data and data strobe signals is determined by using a delay line to delay the data strobe signal over a range of delays, and determining a final delay that causes the transitions of the delayed data strobe signal to coincide with the transitions of the read data signals. The time corresponding to the final delay is then determined by using a phase interpolator to generate a range of phase offset signals having known delay times until a phase offset signal has the same delay as the final delay.

REFERENCES:
patent: 4637020 (1987-01-01), Schinabeck
patent: 4646299 (1987-02-01), Schinabeck et al.
patent: 4717012 (1988-01-01), Swapp et al.
patent: 4776747 (1988-10-01), Swapp et al.
patent: 4928062 (1990-05-01), Miles et al.
patent: 5055799 (1991-10-01), Kerschner et al.
patent: 5321702 (1994-06-01), Brown et al.
patent: 5539305 (1996-07-01), Botka
patent: 5652524 (1997-07-01), Jennion et al.
patent: 5751151 (1998-05-01), Levy et al.
patent: 5805619 (1998-09-01), Gardner et al.
patent: 5864565 (1999-01-01), Ochoa et al.
patent: 5903163 (1999-05-01), Tverdy et al.
patent: 6004142 (1999-12-01), Wark
patent: 6087857 (2000-07-01), Wang
patent: 6147506 (2000-11-01), Ahmad et al.
patent: 6219305 (2001-04-01), Patrie et al.
patent: 6369601 (2002-04-01), Ishigaki
patent: 6373268 (2002-04-01), Dunlap et al.
patent: 6407567 (2002-06-01), Etter
patent: 6438721 (2002-08-01), Wente
patent: 6449741 (2002-09-01), Organ et al.
patent: 6551844 (2003-04-01), Eldridge et al.
patent: 6583636 (2003-06-01), Brule
patent: 6631488 (2003-10-01), Stambaugh et al.
patent: 6696848 (2004-02-01), Robinson
patent: 6791317 (2004-09-01), Walsh et al.
patent: 6829181 (2004-12-01), Seitoh
patent: 6856154 (2005-02-01), Song et al.
patent: 7188219 (2007-03-01), Jeddeloh
patent: 7213082 (2007-05-01), Jeddeloh
patent: 7234070 (2007-06-01), James
patent: 7243278 (2007-07-01), Arkin
patent: 2004/0034825 (2004-02-01), Jeddeloh
patent: 2005/0023560 (2005-02-01), Ahn et al.
patent: 2005/0060600 (2005-03-01), Jeddeloh
patent: 2005/0278495 (2005-12-01), Lee
patent: 2005/0283681 (2005-12-01), Jeddeloh
patent: 2006/0107186 (2006-05-01), Cowell et al.
patent: 2006/0206761 (2006-09-01), Jeddeloh

Affiliated with

Also associated with

Rating

System and method for testing integrated circuit timing margins does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for testing integrated circuit timing margins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for testing integrated circuit timing margins will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2754292