Method and apparatus for parallel packet switching

Multiplex communications – Pathfinding or routing – Switching a message which includes an address header

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S412000, C370S429000, C370S458000

Reexamination Certificate

active

07403524

ABSTRACT:
Available time slot(s) in a packet switch are identified in order to route a packet from an input port to a designated output port. The status of each time slot is logically combined with regard to the input port and with regard to the output port to generate the status of the time slot with regard to the given input port-output port pair. The status of input port-output port pairs is logically combined in pairs to determine whether one of the input port-output port pairs is available and the step of pair-wise logically combining the status of input port-output port pairs is repeated to determine input port-output port pair availability until one available input port-output port has been identified.

REFERENCES:
patent: 5469154 (1995-11-01), Karp
patent: 5940389 (1999-08-01), Yang et al.
patent: 6125112 (2000-09-01), Koning et al.
Rana, D., A control algorithm for 3-stage non-blocking networks, Dec. 6-9, 1992, Global Telecommunications Conference, 1992. Conference Record., Globecom '92. ‘Communication for Global Users’., IEEE, pp. 1477-1481 vol. 3.
Collier, M., High-speed cell-level path allocation in a three-stage ATM switch, Nov. 28-Dec. 2, 1994, Global Telecommunications Conference, 1994. Globecom '94. ‘Communications: The Global Bridge’., IEEE, pp. 324-328 vol. 1.
Lin, Jeen-Fong et al., High-performance low-cost non-blocking switch for ATM, Mar. 24-28, 1996, INFOCOM '96. Fifteenth Annual Joint Conference of the IEEE Computer Societies. Networking the Next Generation. Proceedings IEEE, pp. 818-821 vol. 2.
Lee, T.T.; Soung-Yue Liew; Parallel routing algorithms in Benes-Clos networks: INFOCOM '96. Fifteenth Annual Joint Conference of the IEEE Computer Societies. Networking the Next Generation. Proceedings IEEE vol. 1, Mar. 24-28, 1996 pp. 279-286 vol. 1.
EPO Examination Report dated Apr. 3, 2006.
Marchok et al., “First Stage Multicasting in a Growable Packet (ATM) Switch”, Proceedings in the International Conference on Communications, US, New York, IEEE, pp. 1007-1013, XP000269636 ISBN: 0-7803-0006-8.
Collier et al., “Cell-Level Path Allocation in a Three-Stage ATM Switch”, International Conference on Communications (ICC), US, New York, IEEE, pp. 1179-1183, XP000438687.
Collier, Martin, “High-Speed Cell-Level Path Allocation in a Three-Stage ATM Switch,” School of Electronic Engineering, Dublin City University, pp. 1-7.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method and apparatus for parallel packet switching does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for parallel packet switching, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for parallel packet switching will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2751222

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.