Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-08-02
2011-08-02
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S135000
Reexamination Certificate
active
07992117
ABSTRACT:
An exemplary common centroid layout design system receives various inputs about an integrated circuit (IC) design. Based on such inputs, the system calculates a common centroid unit, which represents an array of segments of each device in the IC design. The number of segments for each device within the common centroid unit is selected based on the respective sizes of the devices. The common centroid unit is then tiled to automatically define the complete layout for the IC object. The system selects an algorithm for tiling the common centroid unit based on the size of such unit such that, upon completion of the tiling process, all of the devices have a common centroid. In other words, the system selects an algorithm for tiling such that a common centroid layout design is generated. Using the common centroid layout design, the IC object can be manufactured so that it is immune to linear process gradients and more resistant to non-linear gradients relative to ICs that do not have a common centroid layout design.
REFERENCES:
patent: 5963975 (1999-10-01), Boyle et al.
patent: 6954167 (2005-10-01), Leung
patent: 7118273 (2006-10-01), Schnaitter
patent: 2004/0031005 (2004-02-01), Yunoki
patent: 2005/0273748 (2005-12-01), Hetzel et al.
patent: 2006/0026547 (2006-02-01), Aggarwal
patent: 2006/0057840 (2006-03-01), Kerr et al.
patent: 2007/0234246 (2007-10-01), Sinha et al.
Alan Hastings, “The Art of Analog Layout,” by Prentince-Hall, Inc., pp. 231-257, 426-442, 2001.
Lopez, et al., “Layout-constrained Retargeting of Analog Blocks,” Instituto de Microelectonica de Sevilla, Centro Nacional de Microelectonica Edif. CICA, Avda.
Hartono, et al., “Active Device Generation for Automatic Analog Layout Retargeting Tool,” UWEE Technical Report No. UWEETR-2004-0015, May 13, 2004, pp. 1-36.
Bruce, et al., “Analog Layout Using ALAS!,” IEEE Journal of Solid-State Circuits, vol. 31, No. 2, Feb. 1996, pp. 271-274, 1364-1365.
Sayed, et al., “Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio,” Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, IEEE, 2002.
Long, et al., “Optimal Two-Dimension Common Centroid Layout Generation for MOS Transistors Unit,” Dept. of Computer Science and Technology, Tsinghua University, Beijing, China.
Baker, et al., “CMOS Circuit Design, Layout, and Simulation,” IEEE Press Series on Microelectronic Systems, 1998, pp. 134-141, 446-449.
Bowen, U.S. Appl. No. 11/840,050, entitled, “Deterministic System and Method for Generating Wiring Layouts for Integrated Circuits,” filed Aug. 16, 2007.
Long, et al., “Optimal Two-Dimension Common Centroid Layout Generation for MOS Transistors Unit-Circuit,” Department of Computer Science and Technology, Tsinghua University, 2005, pp. 2999-3002.
Lai, et al., “DTA: Layout Design Tool for CMOS Analog Circuit,” The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, Dec. 6-9, 2004, pp. 537-540.
Adtran Inc.
Holland Jon E.
Lanier Ford Shaver & Payne P.C.
Siek Vuthe
LandOfFree
System and method for designing a common centroid layout for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for designing a common centroid layout for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for designing a common centroid layout for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2734750