Pipeline for processing network packets

Details Pipeline for processing network packets Pipeline for processing network packets

2011-08-02

2011-08-02

Patel, Jayanti K (Department: 2465)

Multiplex communications

Data flow congestion prevention or control

Flow control of data transmission through a network

C370S392000

Reexamination Certificate

active

07990867

ABSTRACT:
A pipeline is provided for processing network packets. The pipeline includes a look-ahead stage, an operation stage, an insert/remove stage, and an interleave stage. The look-ahead stage synchronizes two or more fields of a network packet. The operation stage modifies one or more of the fields of the network packet. The operation stage may modify state data and the fields of the network packet as a function of the state data and the fields. The insert/remove stage performs data insertion and removal at one or more fields of the network packet. The interleave stage ensures that the modified network packet follows rules for interleaving network packets. The look-ahead, operation, insert/remove, and interleave stages are generated from a textual language specification of the processing of the network packets by the pipeline.

REFERENCES:
patent: 5394394 (1995-02-01), Crowther et al.
patent: 5500796 (1996-03-01), Black, Jr.
patent: 5586314 (1996-12-01), Hill et al.
patent: 5978951 (1999-11-01), Lawler et al.
patent: 6321376 (2001-11-01), Willis et al.
patent: 6477683 (2002-11-01), Killian et al.
patent: 6665725 (2003-12-01), Dietz et al.
patent: 6687247 (2004-02-01), Wilford et al.
patent: 6771646 (2004-08-01), Sarkissian et al.
patent: 6794896 (2004-09-01), Brebner
patent: 6892285 (2005-05-01), Key et al.
patent: 6975629 (2005-12-01), Welin
patent: 7039641 (2006-05-01), Woo
patent: 7047303 (2006-05-01), Lingafelt et al.
patent: 7165253 (2007-01-01), Pike et al.
patent: 7398502 (2008-07-01), Kulkarni et al.
patent: 7440457 (2008-10-01), Okuno
patent: 7552042 (2009-06-01), Brebner et al.
patent: 2002/0067757 (2002-06-01), Philips et al.
patent: 2002/0080771 (2002-06-01), Krumel
patent: 2002/0176378 (2002-11-01), Hamilton et al.
patent: 2003/0095558 (2003-05-01), Chung et al.
patent: 2003/0177187 (2003-09-01), Levine et al.
patent: 2005/0220111 (2005-10-01), Mann et al.
patent: 2005/0226238 (2005-10-01), Hoskote et al.
patent: 2007/0127484 (2007-06-01), Rau
patent: 2008/0002576 (2008-01-01), Bugenhagen et al.
patent: 2008/0002670 (2008-01-01), Bugenhagen et al.
patent: 2008/0002676 (2008-01-01), Wiley et al.
patent: 2008/0002716 (2008-01-01), Wiley et al.
patent: 2008/0005156 (2008-01-01), Edwards et al.
patent: 2008/0049626 (2008-02-01), Bugenhagen et al.
patent: 2008/0049628 (2008-02-01), Bugenhagen
patent: 2008/0049630 (2008-02-01), Kozisek et al.
patent: 2008/0049769 (2008-02-01), Bugenhagen
patent: 2008/0049927 (2008-02-01), Wiley et al.
patent: 2008/0052387 (2008-02-01), Heinz et al.
patent: 2008/0052393 (2008-02-01), McNaughton et al.
patent: 2008/0052394 (2008-02-01), Bugenhagen et al.
patent: 2008/0133518 (2008-06-01), Kapoor et al.
patent: 2008/0162390 (2008-07-01), Kapoor et al.
U.S. Appl. No. 10/769,330, filed Jan. 30, 2004, James-Roxby et al.
U.S. Appl. No. 11/818,722, filed Jun. 14, 2007, Brebner et al.
U.S. Appl. No. 11/818,788, filed Jun. 14, 2007, Attig et al.
U.S. Appl. No. 11/818,792, filed Jun. 14, 2007, Brebner.
U.S. Appl. No. 11/818,811, filed Jun. 14, 2007, Attig et al.
Attig, Michael et al., “Systemic Characterization of Programmable Packet Processing Pipelines ”Proc. of the 14thAnnual IEEE Symposium on Field-Programmable Custom Computing Machines, Apr. 2006, pp. 195-204 IEEE, Piscataway, New Jersey, USA.
Sun, Hairong et al., “A Performance Model of Partial Packet Discard and Early Packet Discard Schemes in ATM Switches,” Mar. 14, 2000, pp. 1540-1553,Computer Communications, vol. 24 (2001).
U.S. Appl. No. 11/799,897 by Brebner et al., filed May 3, 2007 by Xilinx, Inc.
U.S. Appl. No. 11/799,953 by James-Roxby et al., filed May 3, 2007 by Xilinx, Inc.
U.S. Appl. No. 11/799,966 by Keller et al., filed May 3, 2007 by Xilinx, Inc.
U.S. Appl. No. 11/799,898 by Keller et al., filed May 3, 2007 by Xilinx, Inc.
Kountouris, Apostolos et al., “A Method for the Generation of HDL Code at the RTL Level from High-Level Formal Specification Language,”Proc. of the 40thMidwest Symposium on Circuits&Systems, Aug. 3, 1997, pp. 1095-1098, IEEE, Piscataway, New Jersey, USA.
Shiro, Takeshi et al., “A Processor Generation Method from Instruction Behavior Description Based on Specification of Pipeline Stages and Functional Units,”Proc. of the 2007 Asia and South Pacific Design Automation Conference, Jan. 23, 2007, pp. 286-291, IEEE Computer Society, Washington, DC, USA.

Affiliated with

Also associated with

Rating

Pipeline for processing network packets does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Pipeline for processing network packets, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Pipeline for processing network packets will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2730241