Classifying – separating – and assorting solids – Sorting special items – and certain methods and apparatus for... – Condition responsive means controls separating means
Reexamination Certificate
2011-07-19
2011-07-19
Matthews, Terrell H (Department: 3653)
Classifying, separating, and assorting solids
Sorting special items, and certain methods and apparatus for...
Condition responsive means controls separating means
C209S571000, C209S573000, C702S108000
Reexamination Certificate
active
07982155
ABSTRACT:
A system of testing semiconductor devices includes a classification module configured to classify a plurality of lots into a plurality of groups; an apparatus assignment module configured to assign a plurality of testing apparatuses to each of the groups; and a test recipe creation module configured to create a test recipe to test defects in a second group other than a first group specified in the groups, the test recipe including a definition of testing positions in the second group defined by a rule different from the first group.
REFERENCES:
patent: 6781363 (2004-08-01), Chen
patent: 6799130 (2004-09-01), Okabe et al.
patent: 6885950 (2005-04-01), Mitsutake et al.
patent: 2003/0014205 (2003-01-01), Tabor
patent: 2003/0130806 (2003-07-01), Mizuno et al.
patent: 2004/0267477 (2004-12-01), Scott et al.
patent: 2005/0119850 (2005-06-01), Asano
patent: 2006/0085155 (2006-04-01), Miguelanez et al.
patent: 2002-231911 (2002-08-01), None
patent: 2003-329741 (2003-11-01), None
patent: 2004-012365 (2004-01-01), None
patent: 2004-296676 (2004-10-01), None
patent: 2005-175052 (2005-06-01), None
Notification of Reasons for Refusal issued by the Japanese Patent Office on Apr. 13, 2010, for Japanese Patent Application No. 2005-075410, and English-language translation thereof.
Asano et al., “Sampling Plan Optimization for CD Control in Low k1Lithography,” Metrology, Inspection, and Process Control for Microlithography XIX, Proc. of SPIE (May 2005), 5752:727-735.
Notification of Reasons for Refusal issued by the Japanese Patent Office on Feb. 15, 2011, for Japanese Patent Application No. 2005-075410, and English-language translation thereof.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
Matthews Terrell H
LandOfFree
System of testing semiconductor devices, a method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System of testing semiconductor devices, a method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System of testing semiconductor devices, a method for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2686399