Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
2011-03-08
2011-03-08
Mengistu, Amare (Department: 2629)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C345S204000
Reexamination Certificate
active
07903064
ABSTRACT:
Based on each of video data repeatedly supplied to a pixel, a signal processing section generates video data (Dd) for an image display period to be supplied to the pixel and video data (Db) for a blanking period to be supplied to the pixel, and outputs the video data (Dd) and (Db) in a predetermined order. Further, when a gradation transition from a gradation indicated by previous video data (D(i,j,k−2)) supplied to the pixel to a gradation indicated by current video data (D(i,j,k)) supplied to the pixel indicates an increase in luminance, a generating circuit for a blanking period of the signal processing section outputs video data indicative of a gradation which is increased compared with a gradation indicated by gradation data for a blanking period in a steady state, the video data thus outputted being regarded as video data (Db(i,j,k−1)) for a blanking period. This allows for providing a display device capable of displaying moving images with high quality.
REFERENCES:
patent: 6337676 (2002-01-01), Anai et al.
patent: 7180474 (2007-02-01), Kudo et al.
patent: 7227519 (2007-06-01), Kawase et al.
patent: 7446760 (2008-11-01), Takada et al.
patent: 7471276 (2008-12-01), Tomohara
patent: 2001/0043183 (2001-11-01), Ishikawa et al.
patent: 2002/0180718 (2002-12-01), La
patent: 2003/0058229 (2003-03-01), Kawabe et al.
patent: 2003/0076289 (2003-04-01), Tokonami et al.
patent: 2003/0179221 (2003-09-01), Nitta et al.
patent: 2003/0184572 (2003-10-01), Kaise
patent: 2004/0001054 (2004-01-01), Nitta et al.
patent: 2004/0027323 (2004-02-01), Tanaka et al.
patent: 2004/0140968 (2004-07-01), Kasai et al.
patent: 2004/0164976 (2004-08-01), Nakamura et al.
patent: 2004/0169626 (2004-09-01), Nakamura et al.
patent: 2004/0169631 (2004-09-01), Tanaka et al.
patent: 2004/0252097 (2004-12-01), Kaneki et al.
patent: 2005/0134614 (2005-06-01), Tomohara
patent: 2005/0184933 (2005-08-01), Tomohara
patent: 2002-149132 (2002-05-01), None
patent: 2003-207762 (2003-07-01), None
patent: 2004-253827 (2004-09-01), None
patent: 2004-318131 (2004-11-01), None
patent: 2005-128488 (2005-05-01), None
International Search Report (PCT/ISA/210), (Dec. 6, 2005).
Harness & Dickey & Pierce P.L.C.
Lee Gene W
Mengistu Amare
Sharp Kabushiki Kaisha
LandOfFree
Method and apparatus for correcting the output signal for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for correcting the output signal for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for correcting the output signal for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2682776