Multiple time programmable (MTP) PMOS floating gate-based...

Details Multiple time programmable (MTP) PMOS floating gate-based... Multiple time programmable (MTP) PMOS floating gate-based...

2011-08-16

2011-08-16

Le, Vu A (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S149000

Reexamination Certificate

active

08000139

ABSTRACT:
A multiple time programmable (MTP) memory cell, in accordance with an embodiment, includes a floating gate PMOS transistor, a high voltage NMOS transistor, and an n-well capacitor. The floating gate PMOS transistor includes a source that forms a first terminal of the memory cell, a drain and a gate. The high voltage NMOS transistor includes a source connected to ground, an extended drain connected to the drain of the PMOS transistor, and a gate forming a second terminal of the memory cell. The n-well capacitor includes a first terminal connected to the gate of the PMOS transistor, and a second terminal forming a third terminal of the memory cell. The floating gate PMOS transistor can store a logic state. Combinations of voltages can be applied to the first, second and third terminals of the memory cell to program, inhibit program, read and erase the logic state.

REFERENCES:
patent: 4432072 (1984-02-01), Chao et al.
patent: 4611309 (1986-09-01), Chuang et al.
patent: 4655601 (1987-04-01), Suzuki
patent: 4672580 (1987-06-01), Yau et al.
patent: 5465231 (1995-11-01), Ohsaki
patent: 5719427 (1998-02-01), Tong et al.
patent: 5790455 (1998-08-01), Caywood
patent: 5880991 (1999-03-01), Hsu et al.
patent: 5923589 (1999-07-01), Kaida
patent: 5981335 (1999-11-01), Chi
patent: 6025625 (2000-02-01), Chi
patent: 6055185 (2000-04-01), Kalnitsky et al.
patent: 6064595 (2000-05-01), Logie et al.
patent: 6081451 (2000-06-01), Kalnitsky et al.
patent: 6100560 (2000-08-01), Lovett
patent: 6118691 (2000-09-01), Kalnitsky et al.
patent: 6122204 (2000-09-01), Poplevine et al.
patent: 6130840 (2000-10-01), Bergemont et al.
patent: 6137721 (2000-10-01), Kalnitsky et al.
patent: 6137722 (2000-10-01), Kalnitsky et al.
patent: 6137723 (2000-10-01), Bergemont et al.
patent: 6137724 (2000-10-01), Kalnitsky et al.
patent: 6141246 (2000-10-01), Derman et al.
patent: 6157574 (2000-12-01), Kalnitsky et al.
patent: 6222764 (2001-04-01), Kelley et al.
patent: 6271560 (2001-08-01), Kalnitsky et al.
patent: 6278635 (2001-08-01), Hara
patent: 6512691 (2003-01-01), Hsu et al.
patent: 6512700 (2003-01-01), McPartland et al.
patent: 6566683 (2003-05-01), Ogawa et al.
patent: 6617637 (2003-09-01), Hsu et al.
patent: 6747890 (2004-06-01), Kirihata et al.
patent: 6795347 (2004-09-01), Ausserlechner et al.
patent: 6812083 (2004-11-01), Shen et al.
patent: 6965142 (2005-11-01), Diorio et al.
patent: 7099192 (2006-08-01), Wang et al.
patent: 7205598 (2007-04-01), Voshell et al.
patent: 7283390 (2007-10-01), Pesavento
patent: 7333362 (2008-02-01), Gendrier et al.
patent: 7397078 (2008-07-01), De Zaldivar
patent: 7449754 (2008-11-01), Moore
patent: 2002/0121654 (2002-09-01), Yamamoto
patent: 2006/0067124 (2006-03-01), Lee et al.
patent: 2006/0281247 (2006-12-01), De Zaldivar
patent: 2007/0121381 (2007-05-01), Kalnitsky et al.
patent: 2007/0247915 (2007-10-01), Kalnitsky et al.
patent: 2008/0266959 (2008-10-01), Haggag et al.

Affiliated with

Also associated with

Rating

Multiple time programmable (MTP) PMOS floating gate-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple time programmable (MTP) PMOS floating gate-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple time programmable (MTP) PMOS floating gate-based... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2677166