Delta-sigma modulator

Coded data generation or conversion – Analog to or from digital conversion – Differential encoder and/or decoder

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C375S265000

Reexamination Certificate

active

07948412

ABSTRACT:
The present invention provides a continuous-time delta-sigma modulator which is configured with an SC (SCR) feedback DA (103) for improving tolerance to jitter for a clock signal and operates stably by maintaining a certain feedback amount without being influenced by a change in a production process thereof or an operating temperature condition thereof. By adjusting a reference voltage Vref that determines an output voltage of the SC feedback DA (103), it is possible to feed back a certain amount of charge from the SC feedback DA (103) to a loop filter (101). Thereby, operation of the delta-sigma modulator is stabilized.

REFERENCES:
patent: 6507301 (2003-01-01), Locher
patent: 6567025 (2003-05-01), Schreier et al.
patent: 6744392 (2004-06-01), Melanson
patent: 6967606 (2005-11-01), Wiesbauer et al.
patent: 7129866 (2006-10-01), Bjornsen
patent: 7227570 (2007-06-01), Sato et al.
patent: 7283075 (2007-10-01), Lu et al.
patent: 7414557 (2008-08-01), Andersson et al.
patent: 7474241 (2009-01-01), Andre
patent: 7486217 (2009-02-01), Matsushita et al.
patent: 2006/0055580 (2006-03-01), Ortmanns et al.
patent: 11-027151 (1999-01-01), None
patent: 2000-295049 (2000-10-01), None
patent: 2000-332553 (2000-11-01), None
patent: 2005-535229 (2005-11-01), None
patent: 2003-0094511 (2003-12-01), None
patent: WO 02/063773 (2002-08-01), None
Maruits Ortmanns, Friedel Gerfers, Yiannos Manoli, “Increased Jitter Sensitivity in Continuous-and Discrete-Time ΣΔ Modulators due to finite OpAmp Settling Speed, Circuits and Systems,” 2005. ISCAS 2005. IEEE International Symposium on May 23, 2005, vol. 3, p. 2543-2546.
Maurits Ortmanns, Friedel Gerfers, Yiannos Manoli, “A Continuous-Time Sigma-Delta Modulator with Switched Capacitor Controlled Current Mode Feedback,” Solid-State Circuits Conference, 2003. ESSCIRC'03. Proceedings of the 29th European, p. 249-252, Sep. 16, 2003.
Office Action dated Mar. 31, 2010 from Korean Patent Office for corresponding Korean Patent Application No. 10-2008-7021757. 8 pages including 4 pages of translation.
Office Action from Japanese Patent Office for Application No. 2008-530924, mailed Apr. 9, 2010. 7 pages including 4 pages of translation.
M. Ortmanns, et al., “A Continuous-Time ΣΔ Modulator With Reduced Sensitivity to Clock Jitter Through SCR Feedback”, IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 52, No. 5, May 2005, pp. 875-884 (2005).
R. van Veldhoven, “A Triple-Mode Continuous-Time ΣΔ Modulator With Switched-Capacitor Feedback DAC for a GSM-EDGE/CDMA2000/UMTS Receiver”, IEEE Journal of Solid-State Circuits, vol. 38, No. 12, Dec. 2003, pp. 2069-2076 (2003).
K. Tiew, et al., “DAC Compensation for Continuous-Time Delta-Sigma Modulators”, 2005 IEEE International Symposium on Circuits and Systems (ISCAS), vol. 4, pp. 3680-3683 (2005).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Delta-sigma modulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Delta-sigma modulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delta-sigma modulator will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2661658

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.