Processor and program execution method capable of efficient...

Details Processor and program execution method capable of efficient... Processor and program execution method capable of efficient...

2011-04-19

2011-04-19

Pan, Daniel (Department: 2183)

Electrical computers and digital processing systems: processing

Architecture based instruction processing

C712S245000, C713S322000

Reexamination Certificate

active

07930520

ABSTRACT:
A processor for sequentially executing a plurality of programs using a plurality of register value groups stored in a memory that correspond one-to-one with the programs. The processor includes a plurality of register groups; a select/switch unit operable to select one of the plurality of register groups as an execution target register group on which a program execution is based, and to switch the selection target every time a first predetermined period elapses; a restoring unit operable to restore, every time the switching is performed, one of the register value groups into one of the register groups that is not selected as the execution target register group; a saving unit operable to save, prior to the restoring, register values in the register group targeted for restoring, by overwriting a register value group in the memory that corresponds to the register values; and a program execution unit operable to execute, every time the switching is performed, a program corresponding to a register value group in the execution target register group.

REFERENCES:
patent: 5021993 (1991-06-01), Matoba et al.
patent: 5109512 (1992-04-01), Bahr et al.
patent: 5349680 (1994-09-01), Fukuoka
patent: 5452452 (1995-09-01), Gaetner et al.
patent: 5524247 (1996-06-01), Mizuno
patent: 5628013 (1997-05-01), Anderson et al.
patent: 5729766 (1998-03-01), Cohen
patent: 5754869 (1998-05-01), Holzhammer et al.
patent: 5774718 (1998-06-01), Aoshima et al.
patent: 5812844 (1998-09-01), Jones et al.
patent: 5872950 (1999-02-01), Levitan et al.
patent: 5991873 (1999-11-01), Seto et al.
patent: 6006293 (1999-12-01), Thomas
patent: 6052707 (2000-04-01), D'Souza
patent: 6105048 (2000-08-01), He
patent: 6145049 (2000-11-01), Wong
patent: 6216220 (2001-04-01), Hwang
patent: 6223208 (2001-04-01), Kiefer et al.
patent: 6310921 (2001-10-01), Yoshioka et al.
patent: 6430594 (2002-08-01), Akiyama et al.
patent: 6470376 (2002-10-01), Tanaka et al.
patent: 6496848 (2002-12-01), Nankaku
patent: 6684342 (2004-01-01), Kelsey et al.
patent: 6757897 (2004-06-01), Shi et al.
patent: 6865636 (2005-03-01), Hober et al.
patent: 7010612 (2006-03-01), Si et al.
patent: 7028300 (2006-04-01), Goldick
patent: 7039012 (2006-05-01), Nakano et al.
patent: 7047396 (2006-05-01), Fotland
patent: 7082519 (2006-07-01), Kelsey et al.
patent: 7120783 (2006-10-01), Fotland et al.
patent: 7207045 (2007-04-01), Goiffon
patent: 7308686 (2007-12-01), Fotland et al.
patent: 7386707 (2008-06-01), Kurata et al.
patent: 7546442 (2009-06-01), Fotland et al.
patent: 7577823 (2009-08-01), Hoogerbrugge
patent: 2002/0002667 (2002-01-01), Kelsey et al.
patent: 2002/0038416 (2002-03-01), Fotland et al.
patent: 2002/0073129 (2002-06-01), Wang et al.
patent: 2002/0174164 (2002-11-01), Hayashi
patent: 2003/0037091 (2003-02-01), Nishimura et al.
patent: 2003/0037228 (2003-02-01), Kelsey et al.
patent: 2003/0093457 (2003-05-01), Goldick
patent: 2004/0064817 (2004-04-01), Shibayama et al.
patent: 2006/0069738 (2006-03-01), Hoogerbrugge
patent: 2008/0209162 (2008-08-01), Furukawa et al.
patent: 2008/0209192 (2008-08-01), Furukawa et al.
patent: 55-115155 (1980-09-01), None
patent: 61-150039 (1986-07-01), None
patent: 62-266625 (1987-11-01), None
patent: 4-101233 (1992-04-01), None
patent: 5-46413 (1993-02-01), None
patent: 5-127926 (1993-05-01), None
patent: 5-204675 (1993-08-01), None
patent: 06-067905 (1994-03-01), None
patent: 6-149599 (1994-05-01), None
patent: 07-044401 (1995-02-01), None
patent: 7-210400 (1995-08-01), None
patent: 7-295694 (1995-11-01), None
patent: 08-190491 (1996-07-01), None
patent: 8-235004 (1996-09-01), None
patent: 09-16409 (1997-01-01), None
patent: 09-128248 (1997-05-01), None
patent: 9-282182 (1997-10-01), None
patent: 10-143376 (1998-05-01), None
patent: 10-171667 (1998-06-01), None
patent: 10-207717 (1998-08-01), None
patent: 10-307731 (1998-11-01), None
patent: 10-341422 (1998-12-01), None
patent: 2000-20323 (2000-01-01), None
patent: 2000-066904 (2000-03-01), None
patent: 2001-202258 (2001-07-01), None
patent: 2003-18209 (2003-01-01), None
patent: 2003-271399 (2003-09-01), None
patent: 00/79389 (2000-12-01), None
patent: 01/38968 (2001-05-01), None
patent: WO 01/46827 (2001-06-01), None
Notification of Reasons for Refusal mailed on Nov. 2, 2004 for Japanese Patent Application No. 2003-001616 by the JPO, verified English translation.
Notification of Reasons for Refusal mailed on Aug. 2, 2005 for Japanese Patent Application No. 2003-001616 by the JPO, verified English translation.
Notification of Reasons for Refusal mailed on Jan. 24, 2006 for Japanese Patent Application No. 2003-001616 by the JPO, verified English translation.
Notification of Reasons for Refusal mailed on Oct. 2, 2007 for Japanese Patent Application No. 2005-287949 by the JPO, verified English translation.
Notification of Reasons for Refusal mailed on Oct. 9, 2007 for Japanese Patent Application No. 2003-068831 by the JPO, English translation.
Guangzuo Cui et al.; “Parallel Replacement Mechanism for MultiThread.”Advances in Parallel and Distributed Computing, 1997, pp. 338-344.
Notice of Allowance dated Jan. 26, 2010 issued in U.S. Appl. No. 10/796,213.
Notice of Allowance dated Sep. 11, 2009 issued in U.S. Appl. No. 10/796,213.
Office Action dated Jan. 16, 2008 issued in U.S. Appl. No. 10/796,213.
Office Action dated Feb. 3, 2009 issued in U.S. Appl. No. 10/796,213.
Office Action dated May 7, 2009 issued in U.S. Appl. No. 10/796,213.
Office Action dated Aug. 27, 2010 issued in U.S. Appl. No. 12/504,175.
Notice of Allowance dated Nov. 24, 2010 issued in U.S. Appl. No. 12/110,491.
Office Action dated Mar. 30, 2010 issued in U.S. Appl. No. 12/110,491.
Office Action dated Mar. 29, 2010 issued in U.S. Appl. No. 12/110,513.

Affiliated with

Also associated with

Rating

Processor and program execution method capable of efficient... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor and program execution method capable of efficient..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and program execution method capable of efficient... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2659468