Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-06-14
2011-06-14
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S126000, C716S129000, C716S130000
Reexamination Certificate
active
07962878
ABSTRACT:
A method for configuring an integrated circuit including configuring a plurality cells to form a cell library, wherein configuring each cell includes defining intracell wiring in at least one layer positioned above a substrate, the intracell wiring connecting to structures below the at least one layer and forming one or more terminals, and defining one or more candidate wires for at least one terminal to use as pre-defined intercell wiring for connection to the at least one terminal. The method further includes arranging selected cells from the cell library to form a desired layout of an integrated circuit, and routing intercell wiring so as to interconnect the selected cells to achieve a desired function of the integrated circuit including using only selected candidate wires for intercell wiring within borders of each of the selected cells.
REFERENCES:
patent: 4916514 (1990-04-01), Nowak
patent: 5557533 (1996-09-01), Koford et al.
patent: 5861342 (1999-01-01), Gabriel et al.
patent: 5914887 (1999-06-01), Scepanovic et al.
patent: 6052677 (2000-04-01), Masuoka et al.
patent: 6360191 (2002-03-01), Koza et al.
patent: 6363519 (2002-03-01), Levi et al.
patent: 6913990 (2005-07-01), Nuetzel
patent: 7152215 (2006-12-01), Smith et al.
patent: 7260209 (2007-08-01), Harvey
patent: 7356781 (2008-04-01), Koeder et al.
patent: 2001/0047507 (2001-11-01), Pileggi et al.
patent: 2001/0049815 (2001-12-01), Shinomiya et al.
patent: 2002/0063569 (2002-05-01), Kanamoto
patent: 2005/0262466 (2005-11-01), Koeder et al.
patent: 2006/0190893 (2006-08-01), Morton
patent: 2006/0246719 (2006-11-01), Rueger et al.
patent: 2007/0277137 (2007-11-01), Savithri et al.
patent: 2008/0010934 (2008-01-01), Rizzo et al.
Xyalis, GTsmooth, website: www.xyalis.com/gtsmooth.htm, printed on Mar. 29, 2007, pp. 1-6, Copyright 2006 Xyalis, Developed by iMediasoft.
The Mosis Service, Mosis CMP and Antenna Rules, website: http://www.mosis.org/Technical/Designrules/ guidelines.html, printed on Mar. 29, 2007, pp. 1-4.
Dr. Artur Balasinski, Cypress Semiconductor and Dr. Sam Nakagawa, Blaze DFM; Using fill synthesis for enhanced planarization (part 2), website: http://www.edadesignline.com/howto/showArticleihtmlisessionid=41CO3XIXLVX3UOS, printed on Mar. 29, 2007, pp. 1-3, Copyright 2006 CMP Media LLC.
Dr. Artur Balasinski, Cypress Semiconductor and Dr. Sam Nakagawa, Blaze DFM; Using fill synthesis for enhanced planarization (part 2), website: http://www.edadesignline.com/howto196600473, printed on Mar. 29, 2007, pp. 1-9, Copyright 2006 CMP Media LLC.
Dicke Billig & Czaja, PLLC
Infineon - Technologies AG
Siek Vuthe
LandOfFree
Method of making an integrated circuit using pre-defined... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making an integrated circuit using pre-defined..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making an integrated circuit using pre-defined... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2655608