Method, system and computer program product for exploiting...

Details Method, system and computer program product for exploiting... Method, system and computer program product for exploiting...

2011-05-24

2011-05-24

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Logic design processing

Reexamination Certificate

active

07949972

ABSTRACT:
Systems, methods and computer program products for exploiting orthogonal control vectors in timing driven systems. An exemplary embodiment includes running an initial logic synthesis run on the system, identifying critical inputs to a logic cone related to the run, identifying orthogonal vectors in the logic cone, adding vectors to the logic cone, obtaining logical solutions and selecting a solution from the logical solutions.

REFERENCES:
patent: 7275224 (2007-09-01), Meaney et al.
patent: 7290240 (2007-10-01), Lam-Leventis et al.
Stok, L. et al., “Booledozer: Logic synthesis for ASICs”, Feb. 6, 1996, pp. 1-68.
Dave Allen, “Automatic one-hot-re-encoding for FPGAs”, Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping, ISBN 978-3-540-57091-2, pp. 71-77.

Affiliated with

Also associated with

Rating

Method, system and computer program product for exploiting... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method, system and computer program product for exploiting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system and computer program product for exploiting... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2652450