Timing vernier using a delay locked loop

Details Timing vernier using a delay locked loop Timing vernier using a delay locked loop

2011-01-04

2011-01-04

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S172000, C327S277000, C327S278000

Reexamination Certificate

active

07863954

ABSTRACT:
A method for synchronizing a plurality of programmable timing verniers with a reference pulse signal, each of the verniers being programmable to one of a plurality of timing steps within a delay range determined by a control signal applied to a bias input. A first and second control vernier is selected from the plurality of verniers, the first control vernier is programmed to a first delay, and the second control vernier is programmed to a second delay. The first and second control verniers are triggered together to generate respective first and second delay signals. A difference pulse signal is generated with a duty cycle corresponding to a difference between the generated first delay signal and second delay signal. The duty cycle of the pulse signal is compared to a duty cycle of the reference pulse signal to generate a difference signal pulse. The difference signal pulse is coupled to the bias input of the verniers to adjust the delay range, such that the duty cycle of the difference signal approaches the duty cycle of the reference pulse signal. In one embodiment there is provided a circuit for implementing the method.

REFERENCES:
patent: 5684421 (1997-11-01), Chapman et al.
patent: 6052011 (2000-04-01), Dasgupta
patent: 6121826 (2000-09-01), Dosho et al.
patent: 6292040 (2001-09-01), Iwamoto et al.
patent: 6388482 (2002-05-01), Schnell et al.
patent: 6483871 (2002-11-01), Dawe
patent: 6680635 (2004-01-01), Lee
patent: 6768690 (2004-07-01), Kwon et al.
patent: 6774694 (2004-08-01), Stern et al.
patent: 6819190 (2004-11-01), Pearce et al.
patent: 6950487 (2005-09-01), Lin et al.
patent: 7288977 (2007-10-01), Stanley
patent: 2006/0164142 (2006-07-01), Stanley
U.S. Appl. No. 12/144,186, Notice of Allowance dated Oct. 15, 2009.

Affiliated with

Also associated with

Rating

Timing vernier using a delay locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Timing vernier using a delay locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Timing vernier using a delay locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2650536