Motion video signal processing for recording or reproducing – Video processing for recording – With a/d or d/a converter
Reexamination Certificate
2011-07-12
2011-07-12
Tran, Thai (Department: 2484)
Motion video signal processing for recording or reproducing
Video processing for recording
With a/d or d/a converter
C386S343000, C386S353000
Reexamination Certificate
active
07978959
ABSTRACT:
A memory addressing method is suitable for systems performing data compression and/or expansion such as audio and/or video systems having a variable speed data reproduction capability. According to an exemplary embodiment, a method for processing a signal such as an audio or video signal in a signal reproduction device begins by receiving the signal. The received signal is processed in dependence upon a mode of operation of the signal reproduction device representing a speed at which the received signal is to be reproduced by the signal reproduction device. The received signal is speed converted and then stored in a memory of the signal reproduction device when the signal reproduction device is in a first mode of operation. The received signal is stored in the memory of the signal reproduction device without being speed converted when the signal reproduction device is in a second mode of operation. According to an embodiment, the first mode of operation represents that the received signal will be reproduced by the signal reproduction device at a speed greater than an input speed corresponding to the received signal. The second mode of operation represents that the received signal will be reproduced by the signal reproduction device at a speed less than or equal to an input speed corresponding to the received signal.
REFERENCES:
patent: 5440718 (1995-08-01), Kumagai et al.
patent: 5457667 (1995-10-01), Kojima et al.
patent: 5761275 (1998-06-01), Irie
patent: 5809454 (1998-09-01), Okada et al.
patent: 5887110 (1999-03-01), Sakamoto et al.
patent: 5982431 (1999-11-01), Chung
patent: 6434321 (2002-08-01), Eshima
patent: 6665751 (2003-12-01), Chen et al.
patent: 8/211894 (1996-08-01), None
patent: 10/027000 (1998-01-01), None
patent: 10/222806 (1998-08-01), None
Database WPI, Section PQ, week 199844, Derwent Publications Ltd, XP002188326 and JP Patent 10/222806.
Patent Abstracts of Japan, vol. 1996, No. 12, Dec. 26, 1996 and JP Patent 8/211894.
Patent Abstracts of Japan, vol. 1998, No. 5, Apr. 30, 1998 and JP Patent 10/027000.
Nejime Yoshito et al “A Portable Digital Speech-Rate Converter for Hearing Impairment”, IEEE Transactions on Rehabilitation Engineering, IEEE Inc. New York US, vol. 4, No. 2, Jun. 1, 1996, pp. 73-83.
Lin Reitseng
Opalach Joseph J.
Shedd Robert D.
Thomsong Licensing
Tran Thai
LandOfFree
Memory addressing method suitable for systems having a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory addressing method suitable for systems having a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory addressing method suitable for systems having a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2648185