Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2011-05-10
2011-05-10
Ngo, Chuong D (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
C708S255000
Reexamination Certificate
active
07941471
ABSTRACT:
Disclosed is method and chaos circuit for a random number generator comprising: a differential sample and hold circuit portion having a first and a second differential signal input and a first and a second differential signal output, a differential non-linear discriminator circuit portion that applies a differential discrimination function upon the first and the second differential signal output and outputs a first and a second discriminated signal, where the first and the second discriminated signals are also coupled to the first and the second differential signal inputs via a first and a second loop feedback.
REFERENCES:
patent: 5500892 (1996-03-01), Essig
patent: 5506795 (1996-04-01), Yamakawa
patent: 5745655 (1998-04-01), Chung et al.
patent: 5961577 (1999-10-01), Soenen et al.
patent: 6218973 (2001-04-01), Barrett, Jr. et al.
patent: 6732127 (2004-05-01), Karp
patent: 6763364 (2004-07-01), Wilber
patent: 6842745 (2005-01-01), Occhipinti et al.
patent: 6899240 (2005-05-01), Dang et al.
patent: 7113116 (2006-09-01), Brewer et al.
patent: 2003/0185392 (2003-10-01), Sun
patent: 2003/0219119 (2003-11-01), Kocarev et al.
patent: 1320026 (2003-06-01), None
G.C. McGonigal et al., “Generation of Noise by Electronic Iteration of the Logistic Map”, IEEE Trans. Circ. Syst., vol. CAS-34, pp. 981-983, 1987.
Rodrigues-Vasquez et al., “Switched-Capacitor Broadband Noise Generator for SMOS VLSI”, Electronics Letters, vol. 27, No. 21, pp. 1913-1915, Oct. 1991.
M. Delgado-Restituto et al., “A Chaotic Switched-Capacitor Circuit for 1/f Noise Generation”, IEEE Trans. Circ. and Syst.-I, vol. 9, No. 4, pp. 325-328, Apr. 1992.
G. M. Bernstein and M. A. Lieberman, “Secure Random Number Generation Using Chaotic Circuits”, IEEE Trans. Circ. Syst., vol. 37, pp. 1157-1164, 1990.
Espejo-Meana et al., “Application of Chaotic Switched-Capacitor Circuits for Random-Number Generation”, European Conference on Circuit Theory and Design 1989, pp. 440-444, 1989.
T. Stojanovski, J. Pihl, L. Kocarev, “Chaos-Based Random Number Generator—Part II: Practical Realization”, IEEE TRans. Circuits Syst. I: Fund. Theory Application, vol. 48, No. 3, pp. 382-385, Mar. 2001.
C. C. Wang et al., “Switched-Current 3-Bit CMOS 4.0 MHz Wideband Random Signal Generator” IEEE J. Solid State Circuits, vol. 40, No. 6, Jun. 2005.
Security Requirements for Cryptographic Modules, Federal Information Processing Standards FIPS 140-2, May 2001.
M. Delgado-Restituto, F. Medeiro, A. Rodriguez-Vazquez, “Nonlinear Switched-Current CMOS IC for Random Signal Generation” Elec. Lett., vol. 29, No. 25, pp. 2190-2191, Dec. 1993.
Katz Oded
Ramon Dan
Wagner Israel A.
Erez Suzanne
International Business Machines - Corporation
Ngo Chuong D
LandOfFree
Differential approach to current-mode chaos based random... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Differential approach to current-mode chaos based random..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Differential approach to current-mode chaos based random... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2646023