Electrostatic discharge protection for analog switches

Active solid-state devices (e.g. – transistors – solid-state diode – Regenerative type switching device – Device protection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S146000, C257S357000

Reexamination Certificate

active

06188088

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the field of electrostatic protection of electronic devices.
2. Prior Art
Field effect devices, now more generally referred to as MOS devices, are characterized by an insulated gate over a channel region extending between doped source and drain regions. The gate insulation is a relatively thin oxide layer which, together with the relatively small gate, forms a capacitor of low capacitance and low breakdown voltage, usually approximately on the order of 10 volts. However, a typical electrostatic discharge as may occur when handling the device or associated circuitry in dry weather may easily reach 1,000 volts or more. Without electrostatic discharge protection, gate oxides will break down in a destructive manner when subjected to such high voltages, even from a relatively high impedance source, rendering the circuit permanently inoperative. As a result, various circuit designs and techniques have been used in the prior art to provide protection of MOS type integrated circuits, with various standardized testing procedures being used to verify satisfactory electrostatic discharge survival. By way of example, the IEC 1000-4-2 model requires electrostatic discharge protection for voltage spikes up to 15,000 volts, the voltage spike being delivered through a resistor of a predetermined value.
BRIEF SUMMARY OF THE INVENTION
Electrostatic discharge protection for analog switches using silicon-controlled rectifiers is disclosed. Two silicon-controlled rectifiers (SCRs) may be formed in a common isolation region of an integrated circuit. Each SCR has its gate and cathode coupled together so as to be self triggering. The SCRs are connected in parallel in reverse polarity and coupled between the analog switch input or output and ground. In normal switch operation, both SCRs will be off, though when the voltage of the protected switch connection exceed on of the supply rails, one of the SCRs will trigger, providing a low impedance connection to ground. Once the voltage returns to normal, the SCR will automatically release.


REFERENCES:
patent: 4484244 (1984-11-01), Avery
patent: 4890012 (1989-12-01), Stockinger
patent: 5400202 (1995-03-01), Metz et al.
patent: 5572394 (1996-11-01), Ker et al.
patent: 5576557 (1996-11-01), Ker et al.
patent: 5666082 (1997-09-01), Wilenken et al.
patent: 5742085 (1998-04-01), Yu
patent: 5905288 (1999-05-01), Ker
patent: 6008684 (1999-12-01), Ker et al.
patent: 6011681 (2000-01-01), Ker et al.
patent: 6016002 (2000-01-01), Chen et al.
patent: 0772274 (1997-05-01), None
patent: 2182491 (1987-05-01), None
patent: 10-294425 (1998-11-01), None
patent: 11-204737 (1999-07-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Electrostatic discharge protection for analog switches does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Electrostatic discharge protection for analog switches, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electrostatic discharge protection for analog switches will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2588047

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.