Phase error detector

Details Phase error detector Phase error detector

1999-02-03

2001-10-23

Bocure, Tesfaldet (Department: 2631)

Pulse or digital communications

Receivers

Angle modulation

C329S307000

Reexamination Certificate

active

06307898

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a phase error detector useful for carrier recovery and phase noise suppression in digital VSB (vestigial sideband) and QAM (quadrature amplitude modulation) demodulators.
As an example of the prior art,
FIG. 1
shows a block diagram of a phase error detector proposed for use in demodulators in high-definition digital television receivers receiving a VSB signal. The I-signal or in-phase signal and Q-signal or quadrature signal are multi-level digital signals obtained by synchronous detection of the received VSB signal, using a pair of recovered carrier signals with mutually orthogonal phase, or using a recovered carrier signal and a filter such as a Hilbert filter. The I-signal includes the transmitted data, referred to as transmitted symbols, the values of which are determined by a data decision circuit
1
. A subtractor
2
takes the difference &dgr;I between these values and the actual received levels of the I-signal. A divider
3
divides the difference (&dgr;I) by the Q-signal, thereby generating a phase error signal (&thgr;) indicating the phase error between the recovered carrier signal and the carrier component of the received signal.
FIG. 2
illustrates the operation of this phase error detector with reference to an orthogonal I-Q coordinate system. R(I, Q) denotes a received symbol, the I and Q coordinates being the received levels of the I-signal and Q-signal during the symbol interval. A phase error of &thgr; in the recovered carrier signal rotates R(I, Q) by a phase angle of &thgr; from the actual transmitted symbol T(I
0
, Q
0
), the rotation being clockwise with respect to the origin of the I-Q coordinate system. The I-coordinate of the received symbol, which should give the transmitted symbol value, is thereby moved by an amount &dgr;I from the true value I
0
. Incorrect data will be obtained if &dgr;I exceeds one-half the distance D between adjacent symbol levels on the I-axis. The phase error detector in
FIG. 1
estimates the phase error &thgr; as &dgr;I/Q; that is, as the tangent of the angle &psgr;.
&thgr;≈tan &psgr;=&dgr;I/Q
In a carrier recovery circuit, the phase error detector forms part of a phase-locked loop (PLL) that corrects phase and frequency errors in the recovered carrier signal. In a phase noise suppression circuit, the phase error detector forms part of a PLL that corrects residual phase noise in the demodulated signals.
FIG. 3
shows a block diagram of a type of PLL used for both of these purposes. In carrier recovery, I
R
and Q
R
are the in-phase and quadrature components of a partially demodulated digital signal produced by semi-synchronous detection of the received signal with a recovered carrier signal that only approximately matches the received carrier phase and frequency. A complex multiplier
17
multiplies I
R
and Q
R
by a complex-valued signal to produce the I-signal and Q-signal input to the phase error detector
18
. The phase error detector
18
generates a phase error signal &thgr;. The loop filter
19
filters the phase error signal &thgr; to remove unwanted high-frequency components while providing a suitable gain. The complex carrier generator
20
receives the filtered phase error signal and generates the complex-valued signal mentioned above, which is a digital signal having sine and cosine components. The phase and frequency of the complex-valued signal are adjusted according to the filtered phase error so that they match the phase and frequency error of the recovered carrier signal, enabling the complex multiplier
17
to complete the demodulation process. In a phase noise suppressor, I
R
and Q
R
are the completely demodulated in-phase and quadrature signals, and the complex-valued signal comprises the sine and cosine of the filtered phase error.
When the phase error detector shown in
FIG. 1
functions as the phase error detector
18
in
FIG. 3
, its performance directly affects the error rate of the received data. A problem with the phase error detector in
FIG. 1
is that the accuracy of the estimated phase error &thgr; depends on the transmitted data. For a given real phase error, different transmitted data values can lead to very different error estimates.
FIG. 4
shows an example in which transmitted symbols T
A
(I
0A
, Q
0
) and T
B
(I
0B
, Q
0
) are both received with identical phase errors. For simplicity, both have the same Q-coordinate Q
0
. Application of the above approximation to these received symbols produces one estimate (tan t&psgr;
A
) for the phase error (&thgr;) of R
A
(I
A
, Q
A
), and a much larger estimate (tan&psgr;
B
) for the same phase error (&thgr;) of R
B
(I
B
, Q
B
). The difference arises because the angle &psgr; is a function of the transmitted data value I
0
, as shown by the following equation.
&psgr;=tan
−1
{tan(&thgr;)+[1/(Q cos &thgr;)−1/Q]I
0
}
Depending on the transmitted data, the prior art can lead to erratic PLL behavior, with adverse effects on carrier recovery and noise suppression.
In a QAM demodulator, both the I-signal and Q-signal include transmitted data. In addition to the problem described above, the phase error detector in
FIG. 1
has the further problem of ignoring the independent information content of the Q-signal.
SUMMARY OF THE INVENTION
It is accordingly an object of the present invention to obtain an estimate of phase error that does not vary greatly depending on the transmitted data.
Another object is to provide a phase error detector that can be used in both VSB and QAM demodulators.
In a demodulator using a recovered carrier signal to obtain an in-phase demodulated signal and a quadrature demodulated signal from a received signal, the invented method of estimating phase error comprises the steps of:
determining transmitted data values represented by the in-phase demodulated signal;
taking the difference between the in-phase demodulated signal and the transmitted data values;
using the resulting difference signal and the quadrature demodulated signal to estimate the sign of the phase error;
multiplying the in-phase demodulated signal by a constant gain;
reversing the polarity of the resulting product signal, depending on the estimated sign of the phase error;
adding the resulting signed product signal to the quadrature demodulated signal; and
dividing the resulting sum into the above-mentioned difference signal, thereby estimating the phase error.
When the quadrature demodulated signal also includes transmitted data, the invented method uses the above steps to obtain a first estimated phase error, uses similar steps with the roles of the in-phase and quadrature demodulated signals reversed to obtain a second estimated phase error, then takes the average of the first estimated phase error and the second estimated phase error.
The invention also provides phase detectors that carry out the steps described above.


REFERENCES:
patent: 4091331 (1978-05-01), Kaser et al.
patent: 5271041 (1993-12-01), Montreuil
patent: 5450447 (1995-09-01), Dutta
Lee et al., A Hardware Efficient Phase/Gain Tracking Loop for the Grand Alliance VSB HDTV Receiver, IEEE Transactions on Consumer Electronics, vol. 42, No. 3, Aug. 1996, pp. 632-639.

Affiliated with

Also associated with

Rating

Phase error detector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Phase error detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Phase error detector will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2575685