Speculative instruction queue and method therefor particularly s

Details Speculative instruction queue and method therefor particularly s Speculative instruction queue and method therefor particularly s

1994-09-23

1998-10-20

Harvey, Jack B.

395383, G06F 930

Patent

active

058260536

ABSTRACT:
A speculative instruction queue for a superscalar processor of the type having a variable byte-length instruction format, such as the X86 format, is organized as a 16-byte FIFO. The head of the queue is always the beginning byte of an X86 instruction, and the queue always shifts by one or more X86 instruction boundaries as X86 instructions are decoded and dispatched. Each byte position within the queue includes a valid bit for indicating whether the byte position within the queue contains valid information, the raw X86 instruction byte as originally fetched from an instruction source and stored within a preceeding cache, and a group of predecode bits assigned to the raw X86 instruction byte when initially pre-fetched and cached, and which predecode bits indicate the starting byte, ending byte, and the opcode byte of an X86 instruction, as well as the number of internal RISC-like operations into which the corresponding X86 instruction is mapped. Each byte position further includes a branch marker bit for indicating whether the byte is the last byte of a predicted-taken X86 branch instruction, and a column field to facilitate correction of a mis-predicted branch by directly indicating which column of a preceeding set-associative cache contains the mis-predicted branch instruction byte.

REFERENCES:
patent: 3781808 (1973-12-01), Ahearn et al
patent: 4044338 (1977-08-01), Wolf
patent: 4155119 (1979-05-01), De Ward et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4179737 (1979-12-01), Kim et al.
patent: 4384343 (1983-05-01), Morganti et al.
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4502111 (1985-02-01), Riffe et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4926322 (1990-05-01), Stimac et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4992934 (1991-02-01), Portanova et al.
patent: 5056006 (1991-10-01), Acharya et al.
patent: 5101341 (1992-03-01), Circello et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5131086 (1992-07-01), Circello et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5155816 (1992-10-01), Kohn
patent: 5155820 (1992-10-01), Gibson
patent: 5185868 (1993-02-01), Tran
patent: 5222230 (1993-06-01), Gill et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5233696 (1993-08-01), Suzuki
patent: 5337415 (1994-08-01), DeLano et al.
patent: 5367660 (1994-11-01), Gat et al.
patent: 5367703 (1994-11-01), Levitan
patent: 5434985 (1995-07-01), Emma et al.
patent: 5438668 (1995-08-01), Coon et al.
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5488710 (1996-01-01), Sato et al.
patent: 5497496 (1996-03-01), Ando
patent: 5513330 (1996-04-01), Stiles
patent: 5606676 (1997-02-01), Grochowski et al.
Tom R. Halfhill, "AMD K6 Takes on Intel P6", PYTE Magagine, Jan. 1996, pp. 67-68, 70, and 72.
Toyohiko Yoshida, et al., "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195.
H.R. Brandt and P.M. Gannon, "High Speed Buffer with Dual Directories", IBM Technical Disclosure Bulletin, vol. 26, No. 12, May 1984, pp. 6264-6265.
"System/370 Emulator Assist Processor for a Reduced Instruction Set Computer", IBM Technical Disclosure Bulletin, vol. 30, No. 10, Mar. 1988, pp. 308-309.
Shreekant S. Thakkar and William E. Hostmann, "An Instruction Fetch Unit for a Graph Reduction Machine", The 13th Annual International Symposium on Computer Architecture, Jun. 2-5 1986, pp. 82-91.
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11.
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26.
Mike Johnson, "Superscalar Microprocessor Design", (Prentice Hall series in innovative technology), 1991.

Affiliated with

Also associated with

Rating

Speculative instruction queue and method therefor particularly s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Speculative instruction queue and method therefor particularly s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speculative instruction queue and method therefor particularly s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-256973