Computer graphics processing and selective visual display system – Plural physical display element control system – Display elements arranged in matrix
Reexamination Certificate
1998-10-27
2001-07-24
Shalwala, Bipin (Department: 2673)
Computer graphics processing and selective visual display system
Plural physical display element control system
Display elements arranged in matrix
C315S169100
Reexamination Certificate
active
06266034
ABSTRACT:
TECHNICAL FIELD
The present invention relates to electrostatic discharge protection in matrix addressable displays.
BACKGROUND OF THE INVENTION
Flat panel displays are widely used in a variety of applications, including computer displays. One suitable flat panel display is a field emission display. Field emission displays typically include a generally planar emitter substrate covered by a display screen. A surface of the emitter substrate has formed thereon an array of surface discontinuities or “emitters” projecting toward the display screen. The emitters are conical projections which may be integral to the substrate. Typically, contiguous groups of emitters are grouped into emitter sets in which the emitters in each emitter set are commonly connected.
The emitter sets are typically arranged in an array of columns and rows, and a conductive extraction grid is positioned above the emitters. The extraction grid includes small openings into which the emitters project. All, or a portion, of the extraction grid is driven with a voltage of about 30-120 V. Each emitter set is then selectively activated by applying a voltage to the emitter set The voltage differential between the extraction grid and the emitter sets produces an electric field extending from the extraction grid to the emitter set having a sufficient intensity to cause the emitters to emit electrons.
The display screen is mounted directly above the extraction grid. The display screen is formed from a glass panel coated with a transparent conductive material that forms an anode biased to about 1-2 kV. The anode attracts the emitted electrons, causing the electrons to pass through the extraction grid. A cathodoluminescent layer covers a surface of the anode facing the extraction grid so that the electrons strike the cathodoluminescent layer as they travel toward the 1-2 kV potential of the anode. The electrons striking the cathodoluminescent layer cause the cathodoluminescent layer to emit light at the impact site. Emitted light then passes through the anode and the glass panel where it is visible to a viewer. The light emitted from each of the areas thus becomes all or part of a picture element or “pixel.”
The brightness of the light produced in response to the emitted electrons depends, in part, upon the rate at which electrons strike the cathodoluminescent layer. The light intensity of each pixel can thus be controlled by controlling the current available to the corresponding emitter set To allow individual control of each of the pixels, the electric potential between each emitter set and the extraction grid is selectively controlled by a column signal and a row signal through corresponding drive circuitry. To create an image, the drive circuitry separately establishes current to each of the emitter sets.
To produce the intense electric field that extracts electrons from the emitters, the openings into which the emitters project are very small. Consequently, the distances between the emitters and the grid sections are very short. If the voltage differential between the emitters and the grids is too high, electrons will be extracted from the emitters at a rate that is sufficient to damage the emitters. Such high differential voltages can occur during packaging and handling due to statically induced charge on either the emitters, the extraction grid or the anode.
SUMMARY OF THE INVENTION
A field emission display includes an electrostatic discharge (“ESD”) circuit coupled to discharge statically induced charge, thereby reducing damage to the field emission display. In one embodiment of the invention, the field emission display includes an emitter substrate having a plurality of emitters formed thereon and an extraction grid formed from a plurality of grid sections adjacent to the emitter substrate. The ESD circuit is coupled between the grid sections and the emitter substrate to provide a current path to discharge statically induced charge when the voltage differential between the grid section and the emitter substrate exceeds a selected voltage. The ESD circuit preferably includes diodes having their anodes coupled to the emitter substrate and cathodes coupled to the grid sections.
In another embodiment of the invention, the ESD circuit includes a first portion coupled between the grid sections and a first reference potential and a second portion coupled between the emitter substrate and a second reference potential. The first portion is formed from a plurality of column protection diodes and the second portion is formed from a plurality of row protection diodes. In this embodiment, the first portion of the ESD circuit discharges statically induced charge when the voltage differential between the grid section and the first reference potential exceeds a selected first voltage. The second portion provides a current path to discharge statically induced charge from the emitter substrate when the voltage differential between the emitter substrate in the second potential exceeds a second selected voltage.
In one embodiment of the invention, the ESD circuit is formed from pn junctions integrated into the emitter substrate. In another embodiment of the invention, the ESD circuit is formed from pn junctions formed within an insulative layer carrying the grid sections.
In another embodiment of the invention, the field emission display also includes an ESD diode coupled between a transparent conductive anode on the display screen and a reference pad. The ESD diode has a breakdown voltage that exceeds the expected operating voltage of the transparent anode, so that the ESD diode only discharges the transparent anode when the voltage of the transparent anode is above its expected operating voltage.
REFERENCES:
patent: 3712995 (1973-01-01), Steudel
patent: 3921078 (1975-11-01), Aihara et al.
patent: 5015912 (1991-05-01), Spindt et al.
patent: 5019002 (1991-05-01), Holmberg
patent: 5103114 (1992-04-01), Dunham
patent: 5153483 (1992-10-01), Kishino et al.
patent: 5162704 (1992-11-01), Kobori et al.
patent: 5210472 (1993-05-01), Casper et al.
patent: 5212426 (1993-05-01), Kane
patent: 5359256 (1994-10-01), Gray
patent: 5442193 (1995-08-01), Jaskie et al.
patent: 5500546 (1996-03-01), Marum et al.
patent: 5528108 (1996-06-01), Cisneros
patent: 0 589 523 A1 (1994-03-01), None
patent: 06232332 (1994-08-01), None
patent: 07302876 (1995-11-01), None
David A. Cathey, Jr., “Field Emission Displays,” undated internal document.
Cathey David A.
Dunham Craig M.
Hush Glen E.
Ma Manny K. F.
Zimlich David A.
Dorsey & Whitney LLP
Frenel Vanel
Micro)n Technology, Inc.
Shalwala Bipin
LandOfFree
Matrix addressable display with electrostatic discharge... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Matrix addressable display with electrostatic discharge..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matrix addressable display with electrostatic discharge... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2546820