Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
1997-01-21
2001-06-12
Palys, Joseph E. (Department: 2787)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
06247036
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention pertains in general to dual processors and, more particularly, to a digital processor that has a plurality of execution units that are reconfigurable and which utilizes a multiplier-accumulator that is synchronous.
BACKGROUND OF THE INVENTION
Digital single processors have seen increased use in recent years. This is due to the fact that the processing technology has advanced to an extent that large fast processors can be manufactured. The speed of these processors allows a large number of computations to be made, such that a very complex algorithms can be executed in very short periods of time. One use for these digital single processors is in real-time applications wherein data is received on an input, the algorithm of the transformer function computed and an output generated in what is virtually real-time.
When digital single processors are fabricated, they are typically manufactured to provide a specific computational algorithm and its associated data path. For example, in digital filters, a Finite Impulse Response (FIR) filter is typically utilized and realized with a Digital Single Processor (DSP). Typically, a set of coefficients is stored in a RAM and then a multiplier/accumulator circuit is provided that is operable to process the various coefficients and data in a multi-tap configuration. However, the disadvantage to this type of application is that the DSP is “customized” for each particular application. The reason for this is that a particular algorithm requires a different sequence of computations. For example, in digital filters, there is typically a multiplication followed by an accumulation operation. Other algorithms may require additional multiplications or additional operations and even some shift operations in order to realize the entire function. This therefore requires a different data path configuration. At present, the reconfigurable DSPs have not been a reality and they have not provided the necessary versatility to allow them to be configured to cover a wide range of applications.
SUMMARY OF THE INVENTION
The present invention disclosed and claimed herein comprises a reconfigurable processing unit. The reconfigurable unit includes a plurality of execution units, each having at least one input and at least one output. The execution units operate in parallel with each other, with each having a predetermined executable algorithm associated therewith. An output selector is provided for selecting one or more of the at least one outputs of the plurality of execution units, and providing at least one output to an external location and at least one feedback path. An input selector is provided for receiving at least one external input and the feedback path. It is operable to interface to at least one of the at least one inputs of each of the execution units, and is further operable to selectively connect one or both of the at least one external input and the feedback path to select ones of the at least one inputs of the execution units. A reconfiguration register is provided for storing a reconfiguration instruction. This is utilized by a configuration controller for configuring the output selector and the input selector in accordance with the reconfiguration instruction to define a data path configuration through the execution units in a given instruction cycle.
I another embodiment of the present invention, an input device is provided for inputting a new reconfiguration instruction into the reconfiguration register for a subsequent instruction cycle. The configuration controller is operable to reconfigure the data path of data through the configured execution units for the subsequent instruction cycle. An instruction memory is provided for storing a plurality of reconfiguration instructions, and a sequencer is provided for outputting the stored reconfiguration instructions to the reconfiguration register in subsequent instruction cycles in accordance with a predetermined execution sequence.
In yet another aspect of the present invention, at least one of the execution units has multiple configurable data paths therethrough with the execution algorithm of the one execution unit being reconfigurable in accordance with the contents of the instruction register to select between one of said multiple data paths therein. This allows the operation of each of said execution units to be programmable in accordance with the contents of the reconfiguration register such that the configuration controller will configure both the data path through and the executable algorithm associated with the one execution unit.
REFERENCES:
patent: 4215416 (1980-07-01), Muramatsu
patent: 4546446 (1985-10-01), Machida
patent: 5144576 (1992-09-01), Briggs et al.
patent: 5184318 (1993-02-01), Briggs et al.
patent: 5260897 (1993-11-01), Toriumi et al.
patent: 5327368 (1994-07-01), Eustace et al.
patent: 5481736 (1996-01-01), Schwartz et al.
patent: 5659495 (1997-08-01), Briggs et al.
patent: 5826072 (1998-10-01), Knapp et al.
patent: 5878255 (1999-03-01), Tran et al.
patent: 0 122 117 A2 (1984-04-01), None
patent: 0316 036 A2 (1988-11-01), None
patent: 0 377 837 A2 (1989-12-01), None
patent: 0 479 390 A2 (1991-10-01), None
patent: WO 96 08777 (1995-09-01), None
“MOVE: A framework for high-performance processor design”, Corporaal, H. and Mulder, H., Publised Nov. 18, 1991, pp. 692-701.
“Programmable Data Paths Speed Computations”, Bursky, D., Electronic Design, May 1, 1995.
“An 80 MFLOPS Floating-point Engine in the Intel i1860(TM) Processor”, Sit, H. P., Rosenraugh Nofal, M., Kimm, S., 1989 IEEE, pp. 374-379.
“Floating Point 2:1 High Level Design”, IBM Technical Disclosure Bulletin, IBM Corp. 1991, p. 2830285.
Haas Glen
Jennings Earle
Landers George
Smith Tim B.
Howison Gregory M.
Infinite Technology Corp.
Omar Omar A.
Palys Joseph E.
LandOfFree
Processor with reconfigurable arithmetic data path does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor with reconfigurable arithmetic data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor with reconfigurable arithmetic data path will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2538742