Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
1999-12-27
2001-05-01
Nelms, David (Department: 2818)
Static information storage and retrieval
Floating gate
Multiple values
C365S185220
Reexamination Certificate
active
06226198
ABSTRACT:
TECHNICAL FIELD
The present invention relates to a technique which is especially effective when applied to a multi-value data storing system in a semiconductor memory device and a nonvolatile semiconductor memory device, for example, to a technique which is effective when applied to a nonvolatile memory device (hereinafter referred to as the “flash memory”) for batch-erasing a plurality of memory data electrically.
BACKGROUND ART
A flash memory uses nonvolatile memory elements each having a control gate and a floating gate similar to FAMOSS, as its memory cells, and each memory cell can be constructed of one transistor. In such a flash memory, for a programming operation, the drain voltage of the nonvolatile memory element is set to about 5 V, as shown in
FIG. 12
, and the word line connected to the control gate is set to about −10 V, so that the charge on the floating gate is drawn therefrom by tunnel current to set the threshold voltage to a low value (logic “0”).
For the erasing operation, as shown in
FIG. 13
, the P-type semiconductor region pwell is set to about −5 V, and the word line is set to about 10 V, so that tunnel current is caused to flow to inject negative charges into the floating gate, thereby to set the threshold value to a high state (logic “1”). Thus, one memory cell is able to store the data of one bit.
Incidentally, there has been the concept of a so-called “multi-value” has been proposed in which data of two or more bits are stored in one memory cell so as to increase the storage capacity. An invention relating to such a multi-value memory is disclosed in Japanese Patent Laid-Open No. 121696/1984.
In a flash memory of the prior art, it is known that the variation of the threshold value is increased due to both a weak program (the disturb) or the like caused by the programming reading and erasing operations of an adjacent bit and natural leakage (the retention), and consequently, the half-value width (the width of the peak of the bell-shaped variation distribution at the position of a half peak value, as shown in
FIG. 3
) of the variation distribution of the threshold value corresponding to logic “0” and increases with the lapse of time. The inventors have found that, with the lower level of the power supply voltage of future LSIS, the threshold voltage of the memory cells may exceed the marginal range for the read voltage by the broadening of the variation distribution with time, thereby to cause a malfunction.
This problem is especially serious in a multi-value memory for storing one memory element with data of a plurality of bits by the difference between the threshold values, because this difference is small for the individual data. In a flash memory, moreover, there is a technical problem for minimizing the processing time and the circuit scale intrinsic to the multi-value memory, because of the erasing and program verifying operations intrinsic to the nonvolatile memory device.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a multi-value type nonvolatile memory device which can realize programming, reading and erasing operations of high accuracy performed in a short time while minimizing the increase in the circuit scale.
Another object of the present invention is to provide a method of sharpening the shape of the variation distribution of the threshold values, and accordingly, to a nonvolatile memory device capable of stably operating at a low voltage.
Representatives features of the invention to be disclosed herein will be briefly summarized in the following.
(1) At the data programming time, data of a plurality of bits are transformed by a data transforming logic circuit into data (multi-value data) according to the combination of the bits, and the transformed data are sequentially transferred to a latch circuit connected to the bit lines of a memory array. A program pulse is generated according to the data latched in the latch circuit and is applied to a memory element in a selected state, so that it is brought into a state in which it has a threshold value corresponding to the multi-value data. In the data reading operation, the states of the memory elements are read out by changing the read voltage to intermediate values of the individual threshold values and are transferred to and latched in a register for storing the multi-value data, so that the original data may be restored by an inverse data transforming logic circuit on the basis of the multi-value data stored in the register.
(2) After a weak erasing operation of the memory elements in the memory array has been executed, the memory element, which has a threshold value lower than the read level of the word line and higher than the verify level, is detected, and the program is executed such that the threshold value of the memory element may be lower than the verify voltage thereby to narrow the width of the variation distribution shape of the threshold voltage of the memory element which is programmed correspondingly to the individual input data.
According to the aforementioned feature (1), the peripheral circuit scale of the memory array can be suppressed to a relatively small size. In the programming operation, the verify voltage value of the word line is sequentially changed (as will be seen in (1) to (4) of
FIG. 3
) by a predetermined value in a direction away from the near side of the erasing word line voltage, so that the total number of the program pulses, i.e., the program time, can be made shorter than that of the multi-value flash memory system, in which the verify voltage is set at random, thereby to realize a programming operation performed in a short time.
According to the aforementioned feature (2), on the other hand, the shape of the variation distribution of the threshold voltage of the memory elements, which has been widened due to disturb or retention influences, can be returned to a steep shape substantially identical to that just after the end of the programming operation.
REFERENCES:
patent: 4435786 (1984-03-01), Tickle
patent: 4860258 (1989-08-01), Fruhauf et al.
patent: 4964079 (1990-10-01), Devin
patent: 5059554 (1991-10-01), Spinner et al.
patent: 5084417 (1992-01-01), Joshi et al.
patent: 5151387 (1992-09-01), Brady et al.
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5200920 (1993-04-01), Norman et al.
patent: 5365486 (1994-11-01), Schreck
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5440505 (1995-08-01), Fazio et al.
patent: 5450363 (1995-09-01), Christopherson
patent: 5487036 (1996-01-01), Akaogi et al.
patent: 5539688 (1996-07-01), Yiu et al.
patent: 5544099 (1996-08-01), Hara
patent: 5555204 (1996-09-01), Endoh et al.
patent: 5566125 (1996-10-01), Fazio
patent: 5615153 (1997-03-01), Yiu et al.
patent: 5675537 (1997-10-01), Bill et al.
patent: 5677868 (1997-10-01), Takahashi et al.
patent: 5677869 (1997-10-01), Fazio et al.
patent: 5687114 (1997-11-01), Khan
patent: 5694357 (1997-12-01), Mori
patent: 5745409 (1998-04-01), Wong et al.
patent: 5748533 (1998-05-01), Dunlap et al.
patent: 5754469 (1998-05-01), Hung et al.
patent: 5754475 (1998-05-01), Bill et al.
patent: 5757699 (1998-05-01), Takeshima et al.
patent: 5768188 (1998-06-01), Park et al.
patent: 5768191 (1998-06-01), Choi et al.
patent: 5768193 (1998-06-01), Lee et al.
patent: 5796652 (1998-08-01), Takeshima et al.
patent: 5815436 (1998-09-01), Tanaka et al.
patent: 5831900 (1998-11-01), Miyamoto
patent: 5870218 (1999-02-01), Jyouno et al.
patent: 6038165 (2000-03-01), Miwa et al.
patent: 62-34398 (1987-02-01), None
patent: 62-6493 (1987-02-01), None
patent: 62-257699 (1987-11-01), None
patent: 62-298999 (1987-12-01), None
patent: 63-276791 (1988-11-01), None
patent: 1134793 (1989-05-01), None
patent: 1273294 (1989-11-01), None
patent: 0215497 (1990-02-01), None
patent: 240198 (1990-02-01), None
patent: 2260298 (1990-10-01), None
patent: 3237692 (1991-10-01), None
patent: 457294 (1992-02-01), None
patent: 4184794 (1992-07-01), None
patent: 4238196 (1992-08-01), None
patent: 5210991 (1993-08-01),
Kotani Hiroaki
Miwa Hitoshi
Antonelli Terry Stout & Kraus LLP
Hitachi , Ltd.
Nelms David
Tran M.
LandOfFree
Nonvolatile memory device and refreshing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Nonvolatile memory device and refreshing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nonvolatile memory device and refreshing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2535546