Non-volatile memory system including apparatus for testing memor

Details Non-volatile memory system including apparatus for testing memor Non-volatile memory system including apparatus for testing memor

1996-01-22

1998-10-20

Tu, Trinh L.

Excavating

36518529, 365201, G11C 2900, G11C 700

Patent

active

058257829

ABSTRACT:
A memory system which includes apparatus for efficiently performing parallel testing of the integrity of the memory cells contained in multiple memory devices. Each memory device or system is placed into a mode in which a desired test pattern is automatically written to each memory cell in each device. It is then verified that the data was written with the proper threshold voltage margin. The memory cells in each array are stepped through, address by address, and the data corresponding to the test pattern is written to each cell and then verified. After verification of the operation for a block of cells, a status bit is set to reflect successful completion of the test pattern write operation for the memory block.

REFERENCES:
patent: 5428568 (1995-06-01), Kobayashi et al.
patent: 5469443 (1995-11-01), Saxena
patent: 5513333 (1996-04-01), Kynett et al.
patent: 5530675 (1996-06-01), Hu
patent: 5537357 (1996-07-01), Merchant et al.

Affiliated with

Also associated with

Rating

Non-volatile memory system including apparatus for testing memor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile memory system including apparatus for testing memor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile memory system including apparatus for testing memor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-253242