VSB modulator input interfrace using simple standard

Details VSB modulator input interfrace using simple standard VSB modulator input interfrace using simple standard

1996-10-04

1998-10-20

Ton, Dang

Multiplex communications

Communication techniques for information carried in plural...

Adaptive

370428, H04R 1104

Patent

active

058257780

ABSTRACT:
An interface for coupling 19.39 MHz serial packetized transport data in MPEG form to parallel transport data having a maximum symbol rate of 10.76 megasymbols per second. The incoming data includes filler packets to assure that the input bit rate is always in excess of a nominal bit rate. A serial/parallel decoder generates packetized parallel data which is applied to a packet remover. A buffer of multi packet capacity is periodically read to determine its fullness. Packets are removed as required to maintain the desired input bit rate. The buffer supplies a filler packet inserter that is also operated in accordance with the buffer fullness to assure an optimized output packetized data stream of symbols that does not exceed a maximum symbol rate.

REFERENCES:
patent: 5596581 (1997-01-01), Saeifs et al.
patent: 5610916 (1997-03-01), Kostreski et al.

Affiliated with

Also associated with

Rating

VSB modulator input interfrace using simple standard does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with VSB modulator input interfrace using simple standard, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VSB modulator input interfrace using simple standard will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-253206