Low drop BiCMOS/CMOS voltage regulator

Details Low drop BiCMOS/CMOS voltage regulator Low drop BiCMOS/CMOS voltage regulator

2000-06-16

2001-07-24

Wong, Peter S. (Department: 2838)

Electricity: power supply or regulation systems

Output level responsive

Using a three or more terminal semiconductive device as the...

C323S276000, C323S303000, C323S280000

Reexamination Certificate

active

06265856

ABSTRACT:

TECHNICAL FIELD
This invention relates to a low-drop type of voltage regulator formed with BiCMOS/CMOS technology.
BACKGROUND OF THE INVENTION
The technical field of radiofrequency signal transmission and reception requires that GSM or DCS devices be provided which can even operate on varying supply voltages, generally between 3V and 5V.
This demand is made today more pressing by the availability of portable telephone sets of the dual band type, which can be operated at both the GSM and DCS frequency standards.
To that aim, it becomes necessary to provide such devices with voltage regulators effective to produce a stable working voltage and capable of accommodating variations in the supply voltage or disturbance of any kind.
Further, to provide electronic devices, integrated monolithically in a single chip, which can operate on signals at frequencies in the GHz range, a technology is required which allows of the integration of components active at very high cut-off frequencies on the order of a few tens of GHz. This involves of necessity the minimization of any parasitic capacitances which, if allowed to appear in the device, could limit the working frequency substantially.
In the instance of circuits integrated with CMOS technology, minimizing the parasitic capacitances is obtained by reducing the thickness of the gate oxide layer of MOS transistors to a minimum. While this can make the transistors extremely fast, it has the disadvantage of lowering their maximum sustainable working voltage; MOS transistors so constructed would exhibit low gate-source or gate-drain breakdown voltages.
In the instance of circuits integrated with bipolar technology, reducing the parasitic capacitances is obtained by reducing the width of the base region as well as the time allowance for the carriers passage through the base region. Here again, the transistor capacity to sustain high working voltages is concurrently reduced; bipolar transistors with this construction would have a low collector-emitter breakdown voltage.
The problem of how to provide GSM-DCS dual band devices operating on varying supply voltages has been addressed by using a combined BiCMOS technology which allows of breakdown voltages up to 3.5V for both bipolar and MOS transistors.
A prior art voltage regulator constructed with BiCMOS/CMOS technology is shown by way of example in
FIG. 1
herewith.
This regulator comprises an operational amplifier OPAMP having an output connected to the control terminal of a PMOS transistor M
1
to produce a regulated voltage value Vreg.
An input terminal In of the regulator receives a voltage reference Vrif which is applied to the inverting input of the amplifier through a switch controlled by a signal CE (Chip Enable); this signal being a CMOS digital signal arranged to control the turning on/off of the whole device.
The regulated output terminal is fed back to the amplifier inputs through a resistor divider formed of a resistor pair R
1
, R
2
. This divider is connected in parallel with an output capacitor C. In essence, upon the occurrence of a variation in the supply, the output voltage value Vreg is fed back to the input of an error amplifier OPAMP at a ratio of R
1
/(R
1
+R
2
) for comparison with a reference voltage Vrif.
The regulated voltage Vreg is given by the following relation:
Vreg=Vrif
(1
+R
1
/
R
2
)
The output PMOS transistor should be of such dimensions as to ensure operation in the saturation range at the largest delivered current.
In addition, the output capacitor C allows a dominant pole compensation to be carried out and affords good rejection of supply disturbance at all the frequencies.
While being advantageous in many ways, this prior solution has a drawback in that, with the regulator in the “off” state, the voltage Vgd across the gate and drain terminals of the transistor M
1
and the voltage Vsd across the source and drain terminals of the transistor M
1
are equal to the supply voltage Vpos of the device. Where this voltage Vpos is higher than the gate-drain and source-drain breakdown voltages, the condition becomes unacceptable for the device operation because it would cause the output PMOS transistor M
1
to fail.
A viable prior solution to this problem is illustrated schematically by FIG.
2
.
Unlike the example of
FIG. 1
, a cascode structure is shown in
FIG. 2
, wherein a series of PMOS transistors M
1
, M
2
are employed, with the gate terminal of the transistor M
2
being held at a voltage reference Vg
2
.
This solution has a drawback in that it cannot be applied to low drop regulators, since large-size transistors would be needed which occupy a large circuit area and make compensation difficult from the presence of high parasitic capacitances.
Therefore, until now, no viable solution exits to that can provide a voltage regulator of the low drop type, for construction with BiCMOS/CMOS technology, which has such structural and functional features as to be usable with higher supply voltages than the breakdown voltage of active components, thereby overcoming the limitations of prior art circuits.
SUMMARY OF THE INVENTION
Embodiments of this invention have a circuit portion connected between the output of the operational amplifier in the regulator and the supply thereto, which is effective to prevent breakdown of the output PMOS transistor when the regulator is in the “off” state.
Presented is a regulator as above which includes an input terminal, that receives a stable voltage reference and being connected to one input of an operational amplifier through a switch controlled by a power-on enable signal. A supply voltage reference powers the regulator. An output transistor is connected to an output of the amplifier to generate a regulated voltage value to be fed back to the amplifier input. Finally, the regulator includes a second transistor connected in series between the output transistor and the supply voltage reference.
The features and advantages of a regulator according to the invention will become apparent from the following description of an embodiment thereof, given here by way of example and not of limitation with reference to the accompanying drawings.


REFERENCES:
patent: 4928056 (1990-05-01), Pease
patent: 5280233 (1994-01-01), Poletto et al.
patent: 5373225 (1994-12-01), Poletto et al.
patent: 5625278 (1997-04-01), Thiel et al.
patent: 5631598 (1997-05-01), Miranda et al.
patent: 5686821 (1997-11-01), Brokaw
patent: 5861736 (1999-01-01), Corsi et al.
patent: 5939867 (1999-08-01), Capici et al.
patent: 5945819 (1999-08-01), Ursino et al.
patent: 6037826 (2000-03-01), Poletto et al.
patent: 6040736 (2000-03-01), Milanesi et al.
patent: 6157176 (2000-12-01), Pulvirenti et al.
patent: 0810504A (1997-12-01), None
patent: 0864956A (1998-09-01), None

Affiliated with

Also associated with

Rating

Low drop BiCMOS/CMOS voltage regulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low drop BiCMOS/CMOS voltage regulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low drop BiCMOS/CMOS voltage regulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2511597