Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
1998-06-17
2001-07-03
Karlsen, Ernest (Department: 2858)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S765010
Reexamination Certificate
active
06255833
ABSTRACT:
FIELD OF THE INVENTION
This invention relates generally to semiconductor manufacture and more particularly to an improved method and apparatus for testing semiconductor dice including bare dice or dice encapsulated in chip scale packages.
BACKGROUND OF THE INVENTION
Recently, semiconductor dice have been supplied by manufacturers in an unpackaged or bare configuration. A known good die (KGD) is an unpackaged die that has been tested to a quality and reliability level equal to the packaged product. To certify a die as a known good die the unpackaged die must be burn-in tested. This has led to the development of test carriers that hold a single unpackaged die for burn-in and other tests. Each test carrier houses a die for testing and also provides the electrical interconnection between the die and external test circuitry. Exemplary test carriers are disclosed in U.S. Pat. Nos. 5,302,891; 5,408,190; 5,495,179 and 5,519,332 to Wood et al.
This type of test carrier includes external leads adapted to electrically connect to test circuitry via a burn-in board or other electrical receptacle. In addition, an interconnect component of the test carrier provides a temporary electrical connection between the bond pads on the die and external leads on the carrier. In the assembled carrier, a force distribution mechanism biases the device under test (DUT) against the interconnect.
One design consideration for this type of carrier is the electrical path between the carrier and the interconnect. Typically the carrier includes conductors in electrical communication with the external leads for the carrier. These conductors can be formed by plating, printing or depositing a highly conductive metal on a surface of the carrier. The interconnect also includes conductors in electrical communication with contact members that contact the bond pads on the die.
The electrical path between the conductors on the carrier and the conductors on the interconnect can be a wire bond or a mechanical electrical connection such as clips. It is desirable to minimize the length of this electrical path in order reduce parasitic induction and cross coupling of the test signals applied to the die. In addition, it is desirable that this electrical path be low resistance and reliable even with long term handling of the carrier in a production environment. For example, with an electrical path formed by wire bonds, the placement and integrity of the bond sites during their formation and continued usage can be a factor in the electrical performance of the carrier.
Another design consideration for this type of carrier is its suitability for use with different types of semiconductor dice and with the different types of interconnects needed to electrically connect to the dice. In general, semiconductor dice are fabricated in a variety of sizes and bond pad configurations. For example, conventional bare dice can have bond pads formed along their longitudinal edges (edge connect) or along their ends (end connect). On the other hand, a lead on chip (LOC) die can have bond pads formed along the center line of the die face. It would be desirable to have a carrier with a universal design able to accommodate the different types of semiconductor dice and the different types of interconnects required for electrical connection to the dice.
Furthermore, since the interconnects for a carrier are relatively expensive to manufacture, it would be desirable for the carrier to function with an interconnect that is as small as possible. Specifically, a peripheral outline of the interconnect should be just large enough to test a particular die configuration. This would help to keep the cost of the interconnects as low as possible, especially for silicon interconnects. However, as the size of the interconnects decreases the electrical connection with the interconnect becomes more difficult. Accordingly the carrier should also be constructed to make a reliable electrical connection with the interconnect regardless of size.
Other design considerations for a carrier include electrical performance over a wide temperature range, thermal management, power and signal distribution, the cost and reusability of the carrier, and the ability to remove and replace the interconnect. In addition, a carrier should be suitable for use with automated equipment and assembly procedures utilized in high volume semiconductor manufacture.
SUMMARY OF THE INVENTION
In accordance with the present invention, an improved method and apparatus for testing semiconductor dice are provided. The apparatus is in the form of a carrier comprising a base, an interconnect and a force applying mechanism. The base is adapted to retain a die and the interconnect and includes external leads connectable to external test circuitry associated with a burn-in board or other test apparatus.
The interconnect mounts to the base and includes contact members adapted to contact the die bond pads to establish temporary electrical communication with the die. The interconnect also includes conductive traces in electrical communication with the contact members. An electrical path is formed between the conductive traces on the interconnect and corresponding conductors on the base by wire bonding, tab bonding or slide clips. The force applying mechanism attaches to the base and is adapted to apply a biasing force to bias the die and interconnect together.
In a first embodiment of the carrier, the base includes a planar active surface for mounting the interconnect. The planar active surface includes a pattern of conductors. The interconnect mounts directly on top of the conductors with an insulating layer, such as a polymeric adhesive, placed therebetween. The conductors are formed in a universal pattern configured to accommodate different sizes of interconnects with a minimum length electrical path. For example, wire bonds can be formed between the conductors on the base and corresponding conductive traces on the interconnect. The universal pattern of conductors permits different sized interconnects to be easily interchangeable, and a reliable electrical connection to be made between the interconnect and base with reduced parasitic inductance.
In a second embodiment of the carrier, the base is formed with a stepped active surface rather than a planar active surface. The stepped active surface includes different support surfaces adapted to support interconnects having different sizes. Once again the conductors are formed over the stepped support surfaces in a universal pattern that permits wire bonds, or other electrical paths, to be formed between the base and interconnects with a minimum path length.
In a third embodiment of the carrier, an interposer is mounted to the base to provide a mounting surface for the interconnect and an electrical path to the interconnect. The interposer is an element that adapts the carrier for use with different types of interconnects for testing different types of semiconductor dice. In a first interposer embodiment, the interposer includes a pattern of conductors configured for connection to external test circuitry. The conductors in the interposer can be wire bonded, tab bonded or otherwise connected to conductors on the interconnect. In a second interposer embodiment, the interposer is an element that adapts a standard carrier for use with different interconnects suited for testing different types of semiconductor dice. In this embodiment the electrical path from external test circuitry is through the base and through the interposer to the interconnect.
REFERENCES:
patent: 4169642 (1979-10-01), Mouissie
patent: 4783719 (1988-11-01), Jamison et al.
patent: 4891687 (1990-01-01), Mallik et al.
patent: 4899107 (1990-02-01), Corbett et al.
patent: 4899921 (1990-02-01), Bendat et al.
patent: 4969828 (1990-11-01), Bright et al.
patent: 5006792 (1991-04-01), Malhi et al.
patent: 5012323 (1991-04-01), Farnworth
patent: 5073117 (1991-12-01), Malhi et al.
patent: 5088190 (1992-02-01), Malhi et al.
patent: 5107328 (1992-04-01), Kinsman
patent: 5140404 (1992-08-01), Fogal et al.
pa
Akram Salman
Farnworth Warren M.
Hembree David R.
Wood Alan G.
Gratton Stephen A.
Karlsen Ernest
Micro)n Technology, Inc.
LandOfFree
Method for testing semiconductor dice and chip scale packages does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for testing semiconductor dice and chip scale packages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for testing semiconductor dice and chip scale packages will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2501278