Flip-flop for storing data on both leading and trailing edges of

Details Flip-flop for storing data on both leading and trailing edges of Flip-flop for storing data on both leading and trailing edges of

1984-10-19

1986-12-16

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307481, 307269, 307272R, 307291, H03K 3356

Patent

active

046299092

ABSTRACT:
A flip-flop stores input data on both the leading and trailing edges of a clock pulse. The flip-flop includes a data path responsive to the leading edge of a clock pulse and a second data path responsive to the trailing edge of a clock pulse, thereby allowing data to be stored on both the leading edge and the trailing edge of a clock pulse.

REFERENCES:
patent: 3909633 (1975-09-01), Hall, II
patent: 3917961 (1975-11-01), Reed
patent: 4101790 (1978-07-01), Ebihara et al.
patent: 4112506 (1978-09-01), Zibu
patent: 4390987 (1983-06-01), Best
patent: 4495628 (1985-01-01), Zasio
patent: 4506167 (1985-03-01), Little et al.

Affiliated with

Also associated with

Rating

Flip-flop for storing data on both leading and trailing edges of does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Flip-flop for storing data on both leading and trailing edges of, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Flip-flop for storing data on both leading and trailing edges of will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-246340