Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
1997-03-18
2001-04-17
Pham, Chi H. (Department: 2731)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
37, 37
Reexamination Certificate
active
06219387
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
This invention relates generally to the field of information storage and more particularly to a metric circuit and method for use in a viterbi detector.
BACKGROUND OF THE INVENTION
As computer hardware and software technology continues to progress, the need for larger and faster mass storage devices for storing computer software and data continues to increase. Electronic databases and computer applications such as multimedia applications require large amounts of disk storage space. An axiom in the computer industry is that there is no such thing as enough memory and disk storage space.
To meet these ever increasing demands, hard disk drives continue to evolve and advance. Some of the early disk drives had a maximum storage capacity of five megabytes and used fourteen inch platters, whereas today's hard disk drives are commonly over one gigabyte and use 3.5 inch platters. Correspondingly, advances in the amount of data stored per unit of area, or areal density, have dramatically accelerated. For example, in the 1980's, areal density increased about thirty percent per year while in the 1990's annual areal density increases have been around sixty percent. The cost per megabyte of a hard disk drive is inversely related to its areal density.
Mass storage device manufacturers strive to produce high speed hard disk drives with large data capacities at lower and lower costs. A high speed hard disk drive is one that can store and retrieve data at a fast rate. One aspect of increasing disk drive speed and capacity is to improve or increase the areal density. Areal density may be increased by improving the method of storing and retrieving data.
In general, mass storage devices and systems, such as hard disk drives, include a magnetic storage media, such as rotating disks or platters, a spindle motor, read/write heads, an actuator, a pre-amplifier, a read channel, a write channel, a servo controller, and control circuitry to control the operation of the hard disk drive and to properly interface the hard disk drive to a host or system bus. The read channel, write channel, servo controller, and a memory may all be implemented as one integrated circuit that is referred to as a data channel. The control circuitry often includes a microprocessor for executing control programs or instructions during the operation of the hard disk drive.
A hard disk drive (HDD) performs write and read operations when storing and retrieving data. A typical HDD performs a write operation by transferring data from a host interface to its control circuitry. The control circuitry then stores the data in a local dynamic random access memory (DRAM). A control circuitry processor schedules a series of events to allow the information to be transferred to the disk platters through a write channel. The control circuitry moves the read/write heads to the appropriate track and locates the appropriate sector of the track. Finally, the HDD control circuitry transfers the data from the DRAM to the located sector of the disk platter through the write channel. A sector generally has a fixed data storage capacity, such as 512 bytes of user data per sector. A write clock controls the timing of a write operation in the write channel. The write channel may encode the data so that the data can be more reliably retrieved later.
In a read operation, the appropriate sector to be read is located and data that has been previously written to the disk is read. The read/write head senses the changes in the magnetic flux of the disk platter and generates a corresponding analog read signal. The read channel receives the analog read signal, conditions the signal, and detects “zeros” and “ones” from the signal. The read channel conditions the signal by amplifying the signal to an appropriate level using automatic gain control (AGC) techniques. The read channel then filters the signal, to eliminate unwanted high frequency noise, equalizes the channel, detects “zeros” and “ones” from the signal, and formats the binary data for the control circuitry. The binary or digital data is then transferred from the read channel to the control circuitry and is stored in the DRAM of the control circuitry. The processor then communicates to the host that data is ready to be transferred. A read clock controls the timing of a read operation in the read channel.
As the disk platters are moving, the read/write heads must align or stay on a particular track. This is accomplished by reading information from the disk called a servo wedge. Generally, each sector has a corresponding servo wedge. The servo wedge indicates the position of the heads. The data channel receives this position information so the servo controller can continue to properly position the heads on the track.
Traditional HDD data or read channels used a technique known as peak detection for extracting or detecting digital information from the analog information stored on the magnetic media. In this technique, the waveform is level detected and if the waveform level is above a threshold during a sampling window, the data is considered a “one.” More recently, advanced techniques utilizing discrete time signal processing (DTSP) to reconstruct the original data written to the disk are being used in read channel electronics to improve areal density. In these techniques, the data is synchronously sampled using a data recovery clock. The sample is then processed through a series of mathematical manipulations using signal processing theory.
There are several types of synchronously sampled data (SSD) channels. Partial response, maximum likelihood (PRML); extended PRML (EPRML); enhanced, extended PRML (EEPRML); fixed delay tree search (FDTS); and decision feedback equalization (DFE) are several examples of different types of SSD channels using DTSP techniques. The maximum likelihood detection performed in many of these systems is usually performed by a Viterbi decoder implementing the Viterbi algorithm, named after Andrew Viterbi who developed it in 1967.
The SSD channel or read channel generally requires mixed-mode circuitry for performing a read operation. The circuitry may perform such functions as analog signal amplification, automatic gain control (AGC), continuous time filtering, signal sampling, DTSP manipulation, timing recovery, signal detection, and formatting. In all SSD channels, the major goal during a read operation is to accurately retrieve the data with the lowest bit error rate (BER) in the highest noise environment. The data channel circuitry, including both a read channel and a write channel, may be implemented on a single integrated circuit package that contains various input and output (I/O) pins.
The viterbi detectors used in SSD channels receive a read signal and perform maximum likelihood detection to detect “zeros” and “ones” from the read signal. A viterbi detector includes a metric circuit and a trellis circuit. The metric circuit performs an add, compare, select, and store function on each discrete value provided by the read signal and provides a transition signal to the trellis circuit in response. In performing its functions, the metric circuit calculates and stores a metric value for each discrete value provided by the read signal. The metric circuit calculates and stores a metric value even when the metric value has not changed. This introduces additional noise into the circuitry. The trellis circuit receives the transition signal and performs sequence decoding to provide a digital output signal. The trellis circuit acts as a logic tree or decision tree for sequence decoding.
Depending on the partial response or characteristic desired in an SSD channel, the SSD channel may require two viterbi detectors to process the read signal. In such a channel, the read signal is deinterleaved into an even and an odd interleave signal and each interleave signal is analyzed by a separate viterbi detector. The read signal is deinterleaved by sampling the signal at alternating intervals to provide the odd and even interleave signal. For example, i
Baynard Emmanuel
Brady W. James
Pham Chi H.
Swayze, Jr. W. Daniel
Telecky , Jr. Frederick J.
LandOfFree
Metric circuit and method for use in a viterbi detector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Metric circuit and method for use in a viterbi detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Metric circuit and method for use in a viterbi detector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2458163