Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2000-02-15
2001-06-05
Nelms, David (Department: 2818)
Static information storage and retrieval
Floating gate
Particular connection
C365S230040
Reexamination Certificate
active
06243291
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to method and apparatus for sensing data in a memory device such as flash memory integrated circuit. More particularly, the present invention relates to a two-stage pipelined sensing technique for a page mode flash memory.
Memory integrated circuits provide storage and retrieval of data. There are several types of memory, including, generally, volatile and nonvolatile memory. Nonvolatile memory includes EPROM, EEPROM and flash memory technology. In general, an address is provided to the memory while data is read or stored at the location in the memory defined by the address. General design goals for all memory devices include large storage size, short access times for reading and writing of data, and minimized power dissipation.
One design technique to reduce read access time is page mode operation. In page mode, an entire page of data is simultaneously sensed internally to the memory. The address to the chip may then be changed to read individual words on the address page. In one example, four 16-bit words form a page. Sixty four bits are sensed and then read one word or sixteen bits at a time from the memory. Sensing such a large number of bits simultaneously can cause operational problems within the memory. The current drain due to the read current in the example mentioned is approximately 80 &mgr;A per bit. For sensing 64 bits, the total read current is 5.12 mA. This read current is a substantial component of the power dissipation for the entire chip. Switching this current can introduce transient voltages on the power and ground nodes of the chip. These transient voltages can introduce delay in the circuit performance and corrupted data. Accordingly, there is a need for an improved method and apparatus for sensing data in a page mode memory device.
BRIEF SUMMARY OF THE INVENTION
The present invention is directed to a method and apparatus for sensing data in a memory such as a page mode memory integrated circuit. One embodiment of the method includes pipelining data during the sensing process. During a first stage of the pipeline, two words of a four words page are sensed and latched. During a second stage of the pipeline, the next two words on the page are sensed while the first two words are produced at the output of the integrated circuit in response to a word address. Subsequently, the remaining two words are unlatched and produced at the output when the appropriate word addresses are received.
The foregoing description of the present invention has been provided only by way of introduction. Nothing in this section should be taken as a limitation on the following claims, which define the scope of the invention.
REFERENCES:
patent: 5875134 (1999-02-01), Cloud
3.0 Volt-only Page Mode Flash Memory Technology, Technology Background, AMD.
Advanced Micro Devices , Inc.
Brinks Hofer Gilson & Lione
Nelms David
Tran M.
LandOfFree
Two-stage pipeline sensing for page mode flash memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Two-stage pipeline sensing for page mode flash memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Two-stage pipeline sensing for page mode flash memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2454989