Boots – shoes – and leggings
Patent
1993-03-19
1996-01-02
Black, Thomas G.
Boots, shoes, and leggings
395800, 3642624, 364DIG1, G06F 930, G06F 900
Patent
active
054816831
ABSTRACT:
A super scalar computer architecture and method of operation for executing instructions out-of-order while managing for data dependencies, data anti-dependencies, and integrity of sequentiality for precise interrupts, restarts and branch deletions. Multiple registers and tables are used to rename and recycle source and destination addresses referenced to a general purpose register. Access to destination data in the general purpose register is locked until the instruction associated with the data is fully executed. Renaming of both the source and destination registers avoids anti-dependency problems while integrity of sequentiality is maintained by ordered retirement of instruction results consistent with the order of the input instructions. The system and method operate with multiple input instructions and multiple execution units. The control words generated by the renaming of the source and destination registers differ insignificantly from the original instructions, obviating the practice of adding status and sequence information to processor control words.
REFERENCES:
patent: 3346851 (1967-10-01), Thornton et al.
patent: 4574349 (1986-03-01), Rechtschaffen
patent: 4807115 (1989-02-01), Torng
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4901233 (1990-02-01), Liptay
patent: 4903196 (1990-02-01), Pomerene et al.
patent: 4972470 (1990-11-01), Farago
patent: 5133077 (1992-07-01), Karne et al.
patent: 5134561 (1992-07-01), Liptay
patent: 5155817 (1992-10-01), Kishigami et al.
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5280615 (1994-01-01), Church et al.
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5386562 (1995-01-01), Jain et al.
Weiss, "Third-Generation RISC Processors," EDN, v37, n7, pp. 96+, Mar. 1992.
An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors, 1986 IEEE Transactions on Computers, Sep., 1986, vol. C-35, No. 9, pp. 815-828, Acosta et al.
The ZS-1 Central Processor, 1987 Proceedings Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS II), Oct. 5-8, 1987, Palo Alto, Calif., pp. 199-204, Smith et al.
"The Architecture of Pipelined Computers", P. M. Kogge, pp. 140-144, 232-236, 1981.
IBM Technical Disclosure Bulletin, vol. 34, No. 10A, Mar. 92, "Conditional Execution in a Register Management Scheme for out of Sequence Execution", pp. 449-454.
IBM Technical Disclosure Bulletin, vol. 32, No. 11, Apr. 1990, "Vector Register Allocation", pp. 282-284.
The 12th Annual International Symposium on Computer Architecture, "Implementation of Precise Interrupts in Pipelined Processors", Jun. 1985, Boston, U.S., pp. 36-44, Smith et al.
Black Thomas G.
Harrity Paul
International Business Machines - Corporation
Salys Casimer K.
LandOfFree
Super scalar computer architecture using remand and recycled gen does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Super scalar computer architecture using remand and recycled gen, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Super scalar computer architecture using remand and recycled gen will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-243458