Memory test methodology

Details Memory test methodology Memory test methodology

1990-04-17

1992-05-12

Heckler, Thomas M.

Excavating

364DIG2, 3642653, 3642664, 3642217, G06F 1100

Patent

active

051133997

ABSTRACT:
A MEMORY TEST METHODOLOGY is disclosed. The memory is checkerboarded and divided into blocks, the cells of which are scrambled by a EEPROM. The memory is the assaulted. After each assault, one block (time-test) is tested in alternation with each of the other blocks (space-test) by reading each cell of the clock, comparing it with the checkerboard, and writing the opposite of the checkerboard to the cell. When this process has been completed for all blocks, it is repeated, this time writing the checkerboard to each cell. Failures are noted on a fast capture RAM. This cycle is repeated several times. The data is displayed, and the memory is assaulted again. It is re-checkerboarded immediately before the assault. Errors in the time test block are displayed separately from those in the space-test blocks, and both displays are repeated in the same format after each assault.

REFERENCES:
patent: 3579199 (1971-05-01), Anderson et al.
patent: 3719929 (1973-03-01), Fay et al.
patent: 4654849 (1987-03-01), White, Jr. et al.
patent: 4788684 (1988-11-01), Kawaguchi et al.
patent: 4819212 (1989-04-01), Nakai et al.
patent: 4841525 (1989-06-01), Lieske et al.
patent: 4951254 (1990-08-01), Ontrop et al.
patent: 4958345 (1990-09-01), Fujisaki
patent: 4965799 (1990-10-01), Green et al.

Affiliated with

Also associated with

Rating

Memory test methodology does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory test methodology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory test methodology will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2427522