Boots – shoes – and leggings
Patent
1993-12-20
1995-07-18
Shin, Christopher B.
Boots, shoes, and leggings
395325, 3642843, 3642419, 3642418, 364DIG1, 370 60, G06F 1300
Patent
active
054349770
ABSTRACT:
A router circuit for selectively connecting an input terminal of the router circuit to either a specified output terminal of the router circuit (crossbar personality) or to any of a group of output terminals of the router circuit associated with a single output channel (hyperbar personality). The router circuit is made configurable as either a crossbar switch or a hyperbar switch by dividing the router chip into sections, where each section is associated with a group of input terminals, and wherein various grant circuits within each of the sections have enable/disable input terminals connected by controllable switches to either enable/disable output terminals of grant circuits in an adjacent section (hyperbar personality) or to fixed logic levels (crossbar personality). In the crossbar configuration, for each input terminal of a section, only one grant circuit per channel is enabled. Each of the sections has a different set of grant circuits enabled per channel so that no two sections can access a same output terminal of the router chip. In the hyperbar configuration, the sections are made transparent, and grant circuits are enabled or disabled depending on output wire availability. Additionally, the router circuit contains novel routing address bit and protocol bit circuitry as well as novel diagnostic circuitry/or detecting broken wires between router circuits.
REFERENCES:
patent: 3364472 (1968-01-01), Sloper
patent: 3812467 (1974-05-01), Batcher
patent: 3815095 (1974-06-01), Wester
patent: 4314349 (1982-02-01), Batcher
patent: 4316244 (1982-02-01), Grondalski
patent: 4447877 (1984-05-01), Grondalski
patent: 4462073 (1984-07-01), Grondalski
patent: 4598400 (1986-07-01), Hillis
patent: 4655483 (1987-05-01), Ciacci et al.
patent: 4656622 (1987-04-01), Lea
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4739476 (1988-04-01), Fiduccia
patent: 4766534 (1988-08-01), DeBenedicts
patent: 4773038 (1988-09-01), Hillis et al.
patent: 4805091 (1989-02-01), Thiel et al.
patent: 4811214 (1989-03-01), Nosenchunck et al.
patent: 4812176 (1989-04-01), Ward et al.
patent: 4814980 (1989-03-01), Peterson et al.
patent: 4891751 (1990-01-01), Call et al.
patent: 4891787 (1990-01-01), Gifford
patent: 4933930 (1990-06-01), Lien et al.
patent: 4933933 (1990-06-01), Dally et al.
patent: 4933936 (1990-06-01), Rasmussen et al.
patent: 4943909 (1990-07-01), Huang
patent: 4975909 (1990-12-01), Masson et al.
patent: 4984235 (1991-01-01), Hillis et al.
patent: 4985832 (1991-01-01), Grondalski
patent: 5001702 (1991-03-01), Teraslinna
patent: 5008882 (1991-04-01), Peterson et al.
patent: 5058001 (1991-10-01), Li
patent: 5181017 (1993-01-01), Frey, Jr. et al.
patent: 5230079 (1987-11-01), Grondalski
patent: 5276895 (1994-01-01), Grondalski
patent: 5280474 (1994-01-01), Nickolls
patent: 5313590 (1994-05-01), Taylor
patent: 5345556 (1994-09-01), Zapisek
"8800 Gains Ground in RISC Processor Battle", Microprocessor Report, Aug. 1989, vol. 3, No. 8, p. 1.
"New Developments", High Technology Business, Sep./Oct. 1989, p. 6.
Andrew S. Tanenbaum; "Structured Computer Organization", Englewood Cliffs, N.J.; Prentice-Hall, 1984, pp. 83-91.
MarPar Computer Corporation
Ogonowsky Brian D.
Shin Christopher B.
LandOfFree
Router chip for processing routing address bits and protocol bit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Router chip for processing routing address bits and protocol bit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Router chip for processing routing address bits and protocol bit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2421883